Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Rollup of 7 pull requests #127143

Closed
wants to merge 21 commits into from

Conversation

matthiaskrgr
Copy link
Member

Successful merges:

r? @ghost
@rustbot modify labels: rollup

Create a similar rollup

jhorstmann and others added 21 commits June 2, 2024 22:44
Refactor the code in the `convert_while_ascii` helper function to make
it more suitable for auto-vectorization and also process the full ascii
prefix of the string. The generic case conversion logic will only be
invoked starting from the first non-ascii character.

The runtime on microbenchmarks with ascii-only inputs improves between
1.5x for short and 4x for long inputs on x86_64 and aarch64.

The new implementation also encapsulates all unsafe inside the
`convert_while_ascii` function.

Fixes rust-lang#123712
Since <rust-lang#121358>, `TypeId` is
represented as a `(u64, u64)`. This also made the debug implementation a
lot larger, which is especially apparent with pretty formatting.

Make this less noisy by converting the inner value back to a `u128` then
printing as a tuple struct.

Current:

    TypeId { t: (1403077013027291752, 4518903163082958039) }
    TypeId {
        t: (
            1403077013027291752,
            4518903163082958039,
        ),
    }

New:

    TypeId(25882202575019293479932656973818029271)
    TypeId(
        25882202575019293479932656973818029271,
    )
…to-vectorization, r=the8472

Improve autovectorization of to_lowercase / to_uppercase functions

Refactor the code in the `convert_while_ascii` helper function to make it more suitable for auto-vectorization and also process the full ascii prefix of the string. The generic case conversion logic will only be invoked starting from the first non-ascii character.

The runtime on a microbenchmark with a small ascii-only input decreases from ~55ns to ~18ns per iteration. The new implementation also reduces the amount of unsafe code and encapsulates all unsafe inside the helper function.

Fixes rust-lang#123712
Updated docs on `#[panic_handler]` in `library/core/src/lib.rs`
…=Mark-Simulacrum

Add `.ignore` file to make `config.toml` searchable in vscode

Based on this answer on [Stack Overflow](https://stackoverflow.com/a/72059075).
… r=Mark-Simulacrum

Small fixme in core now that split_first has no codegen issues

rust-lang#109328 (comment)

BTW, I have a crate implementing exactly this kind of an iterator: https://github.com/GrigorenkoPV/head-tail-iter and I was wondering if it would be worthwhile to try and make an ACP for it to get it included in std (or maybe itertools). My only doubt is that it kinda incentives writing O(n^2) algorithms and is not the hard to replace with a `while let` loop (just as in this PR).
…-0.11, r=GuillaumeGomez

rustdoc: update to pulldown-cmark 0.11

r? rustdoc

This pull request updates rustdoc to the latest version of pulldown-cmark. Along with adding new markdown extensions (which this PR doesn't enable), the new pulldown-cmark version also fixes a large number of bugs. Because all text files successfully parse as markdown, these bugfixes change the output, which can break people's existing docs.

A crater run, rust-lang#121659, has already been run for this change.

The first commit upgrades and fixes rustdoc. The second commit adds a lint for the footnote and block quote parser changes, which break the largest numbers of docs in the Crater run. The strikethrough change was mitigated in pulldown-cmark itself.

Unblocks rust-lang/rust-clippy#12876
…ler-errors

Remove unused `rustc_trait_selection` dependencies

Found using `cargo-machete`. The `bitflags` and `derivative` crates were added for the new trait solver, but weren't removed when the next trait solver code was uplifted to a separate crate.
Print `TypeId` as a `u128` for `Debug`

Since <rust-lang#121358>, `TypeId` is represented as a `(u64, u64)`. This also made the debug implementation a lot larger, which is especially apparent with pretty formatting.

Change this to convert the inner value back to a `u128` and then print as a tuple struct to make this less noisy.

Current:

    TypeId { t: (1403077013027291752, 4518903163082958039) }
    TypeId {
        t: (
            1403077013027291752,
            4518903163082958039,
        ),
    }

New:

    TypeId(25882202575019293479932656973818029271)
    TypeId(
        25882202575019293479932656973818029271,
    )
@rustbot rustbot added A-meta Area: Issues & PRs about the rust-lang/rust repository itself A-testsuite Area: The testsuite used to check the correctness of rustc S-waiting-on-review Status: Awaiting review from the assignee but also interested parties. T-bootstrap Relevant to the bootstrap subteam: Rust's build system (x.py and src/bootstrap) T-compiler Relevant to the compiler team, which will review and decide on the PR/issue. T-libs Relevant to the library team, which will review and decide on the PR/issue. T-rustdoc Relevant to the rustdoc team, which will review and decide on the PR/issue. rollup A PR which is a rollup labels Jun 30, 2024
@matthiaskrgr
Copy link
Member Author

@bors r+ rollup=never p=7

@bors
Copy link
Collaborator

bors commented Jun 30, 2024

📌 Commit 865788e has been approved by matthiaskrgr

It is now in the queue for this repository.

@bors bors added S-waiting-on-bors Status: Waiting on bors to run and complete tests. Bors will change the label on completion. and removed S-waiting-on-review Status: Awaiting review from the assignee but also interested parties. labels Jun 30, 2024
@bors
Copy link
Collaborator

bors commented Jun 30, 2024

⌛ Testing commit 865788e with merge f9ae9f7...

bors added a commit to rust-lang-ci/rust that referenced this pull request Jun 30, 2024
…iaskrgr

Rollup of 7 pull requests

Successful merges:

 - rust-lang#123778 (Improve autovectorization of to_lowercase / to_uppercase functions)
 - rust-lang#126705 (Updated docs on `#[panic_handler]` in `library/core/src/lib.rs`)
 - rust-lang#126876 (Add `.ignore` file to make `config.toml` searchable in vscode)
 - rust-lang#126906 (Small fixme in core now that split_first has no codegen issues)
 - rust-lang#127127 (rustdoc: update to pulldown-cmark 0.11)
 - rust-lang#127131 (Remove unused `rustc_trait_selection` dependencies)
 - rust-lang#127134 (Print `TypeId` as a `u128` for `Debug`)

r? `@ghost`
`@rustbot` modify labels: rollup
@rust-log-analyzer
Copy link
Collaborator

The job test-various failed! Check out the build log: (web) (plain)

Click to see the possible cause of the failure (guessed by this bot)
failures:

---- [codegen] tests/codegen/issues/issue-123712-str-to-lower-autovectorization.rs stdout ----

error: verification with 'FileCheck' failed
status: exit status: 1
command: "/checkout/obj/build/x86_64-unknown-linux-gnu/ci-llvm/bin/FileCheck" "--input-file" "/checkout/obj/build/x86_64-unknown-linux-gnu/test/codegen/issues/issue-123712-str-to-lower-autovectorization/issue-123712-str-to-lower-autovectorization.ll" "/checkout/tests/codegen/issues/issue-123712-str-to-lower-autovectorization.rs" "--check-prefix=CHECK" "--check-prefix" "NONMSVC" "--allow-unused-prefixes" "--dump-input-context" "100"
--- stderr -------------------------------
/checkout/tests/codegen/issues/issue-123712-str-to-lower-autovectorization.rs:8:11: error: CHECK: expected string not found in input
/checkout/tests/codegen/issues/issue-123712-str-to-lower-autovectorization.rs:8:11: error: CHECK: expected string not found in input
// CHECK: [[A:%[0-9]]] = load <16 x i8>
          ^
/checkout/obj/build/x86_64-unknown-linux-gnu/test/codegen/issues/issue-123712-str-to-lower-autovectorization/issue-123712-str-to-lower-autovectorization.ll:10:48: note: scanning from here
define dso_local noundef i32 @lower_while_ascii(ptr noalias nocapture noundef nonnull readonly align 1 %0, i32 noundef %1, ptr noalias nocapture noundef nonnull writeonly align 1 %2, i32 noundef %3) unnamed_addr #0 {
                                               ^
/checkout/obj/build/x86_64-unknown-linux-gnu/test/codegen/issues/issue-123712-str-to-lower-autovectorization/issue-123712-str-to-lower-autovectorization.ll:37:2: note: possible intended match here
 %_16.1 = load i8, ptr %7, align 1, !noundef !4

Input file: /checkout/obj/build/x86_64-unknown-linux-gnu/test/codegen/issues/issue-123712-str-to-lower-autovectorization/issue-123712-str-to-lower-autovectorization.ll
Check file: /checkout/tests/codegen/issues/issue-123712-str-to-lower-autovectorization.rs


-dump-input=help explains the following input dump.
Input was:
<<<<<<
<<<<<<
           1: ; ModuleID = 'issue_123712_str_to_lower_autovectorization.d6ee0dc286ccc26c-cgu.0' 
           2: source_filename = "issue_123712_str_to_lower_autovectorization.d6ee0dc286ccc26c-cgu.0" 
           3: target datalayout = "e-m:e-p:32:32-p10:8:8-p20:8:8-i64:64-n32:64-S128-ni:1:10:20" 
           4: target triple = "wasm32-unknown-wasi" 
           5:  
           6: @alloc_9aa1bc107ccd5c4e0fb094a54d1f6c40 = private unnamed_addr constant <{ [77 x i8] }> <{ [77 x i8] c"/checkout/tests/codegen/issues/issue-123712-str-to-lower-autovectorization.rs" }>, align 1 
           7: @alloc_cbcac6004495fda3601366a451ffb823 = private unnamed_addr constant <{ ptr, [12 x i8] }> <{ ptr @alloc_9aa1bc107ccd5c4e0fb094a54d1f6c40, [12 x i8] c"M\00\00\00\10\00\00\00\19\00\00\00" }>, align 4 
           9: ; Function Attrs: nounwind 
           9: ; Function Attrs: nounwind 
          10: define dso_local noundef i32 @lower_while_ascii(ptr noalias nocapture noundef nonnull readonly align 1 %0, i32 noundef %1, ptr noalias nocapture noundef nonnull writeonly align 1 %2, i32 noundef %3) unnamed_addr #0 { 
check:8'0                                                    X~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ error: no match found
check:8'0     ~~~~~~~
check:8'0     ~~~~~~~
          12:  %_8.i = icmp ugt i32 %1, %3 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          13:  br i1 %_8.i, label %bb1.i, label %"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h6b16641423477500E.exit" 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
check:8'0     ~
check:8'0     ~
          15: bb1.i: ; preds = %start 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~
          16: ; call core::slice::index::slice_end_index_len_fail 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          17:  tail call void @_ZN4core5slice5index24slice_end_index_len_fail17h659067f7dbaa9988E(i32 noundef %1, i32 noundef %3, ptr noalias noundef nonnull readonly align 4 dereferenceable(16) @alloc_cbcac6004495fda3601366a451ffb823) #2, !noalias !1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          18:  unreachable 
check:8'0     ~~~~~~~~~~~~~
check:8'0     ~
check:8'0     ~
          20: "_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h6b16641423477500E.exit": ; preds = %start 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          21:  %_917 = icmp ugt i32 %1, 15 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          22:  br i1 %_917, label %bb3.preheader.preheader, label %bb12 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
check:8'0     ~
check:8'0     ~
          24: bb3.preheader.preheader: ; preds = %"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h6b16641423477500E.exit" 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          25:  %4 = and i32 %1, -16 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~
          26:  br label %bb3.preheader 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
check:8'0     ~
check:8'0     ~
          28: bb3.preheader: ; preds = %bb3.preheader.preheader, %bb18.preheader 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          29:  %input.sroa.0.021 = phi ptr [ %_63, %bb18.preheader ], [ %0, %bb3.preheader.preheader ] 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          30:  %input.sroa.6.020 = phi i32 [ %_62, %bb18.preheader ], [ %1, %bb3.preheader.preheader ] 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          31:  %output.sroa.0.019 = phi ptr [ %_75, %bb18.preheader ], [ %2, %bb3.preheader.preheader ] 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          32:  %ascii_prefix_len.sroa.0.018 = phi i32 [ %83, %bb18.preheader ], [ 0, %bb3.preheader.preheader ] 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          33:  %_16 = load i8, ptr %input.sroa.0.021, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          34:  %5 = icmp sgt i8 %_16, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~
          35:  %6 = zext i1 %5 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~
          36:  %7 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          37:  %_16.1 = load i8, ptr %7, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
check:8'1      ?                                               possible intended match
          38:  %8 = icmp sgt i8 %_16.1, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          39:  %9 = zext i1 %8 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~
          40:  %10 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 2 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          41:  %_16.2 = load i8, ptr %10, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          42:  %11 = icmp sgt i8 %_16.2, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          43:  %12 = zext i1 %11 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          44:  %13 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 3 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          45:  %_16.3 = load i8, ptr %13, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          46:  %14 = icmp sgt i8 %_16.3, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          47:  %15 = zext i1 %14 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          48:  %16 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          49:  %_16.4 = load i8, ptr %16, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          50:  %17 = icmp sgt i8 %_16.4, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          51:  %18 = zext i1 %17 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          52:  %19 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 5 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          53:  %_16.5 = load i8, ptr %19, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          54:  %20 = icmp sgt i8 %_16.5, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          55:  %21 = zext i1 %20 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          56:  %22 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 6 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          57:  %_16.6 = load i8, ptr %22, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          58:  %23 = icmp sgt i8 %_16.6, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          59:  %24 = zext i1 %23 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          60:  %25 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 7 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          61:  %_16.7 = load i8, ptr %25, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          62:  %26 = icmp sgt i8 %_16.7, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          63:  %27 = zext i1 %26 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          64:  %28 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          65:  %_16.8 = load i8, ptr %28, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          66:  %29 = icmp sgt i8 %_16.8, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          67:  %30 = zext i1 %29 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          68:  %31 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 9 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          69:  %_16.9 = load i8, ptr %31, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          70:  %32 = icmp sgt i8 %_16.9, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          71:  %33 = zext i1 %32 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          72:  %34 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 10 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          73:  %_16.10 = load i8, ptr %34, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          74:  %35 = icmp sgt i8 %_16.10, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          75:  %36 = zext i1 %35 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          76:  %37 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 11 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          77:  %_16.11 = load i8, ptr %37, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          78:  %38 = icmp sgt i8 %_16.11, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          79:  %39 = zext i1 %38 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          80:  %40 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 12 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          81:  %_16.12 = load i8, ptr %40, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          82:  %41 = icmp sgt i8 %_16.12, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          83:  %42 = zext i1 %41 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          84:  %43 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 13 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          85:  %_16.13 = load i8, ptr %43, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          86:  %44 = icmp sgt i8 %_16.13, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          87:  %45 = zext i1 %44 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          88:  %46 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 14 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          89:  %_16.14 = load i8, ptr %46, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          90:  %47 = icmp sgt i8 %_16.14, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          91:  %48 = zext i1 %47 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          92:  %49 = getelementptr inbounds [0 x i8], ptr %input.sroa.0.021, i32 0, i32 15 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          93:  %_16.15 = load i8, ptr %49, align 1, !noundef !4 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          94:  %50 = icmp sgt i8 %_16.15, -1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          95:  %51 = zext i1 %50 to i8 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
          96:  %_4.0.i.i.i.1 = add nuw nsw i8 %9, %6 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          97:  %_4.0.i.i.i.2 = add nuw nsw i8 %_4.0.i.i.i.1, %12 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          98:  %_4.0.i.i.i.3 = add nuw nsw i8 %_4.0.i.i.i.2, %15 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
          99:  %_4.0.i.i.i.4 = add nuw nsw i8 %_4.0.i.i.i.3, %18 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         100:  %_4.0.i.i.i.5 = add nuw nsw i8 %_4.0.i.i.i.4, %21 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         101:  %_4.0.i.i.i.6 = add nuw nsw i8 %_4.0.i.i.i.5, %24 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         102:  %_4.0.i.i.i.7 = add nuw nsw i8 %_4.0.i.i.i.6, %27 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         103:  %_4.0.i.i.i.8 = add nuw nsw i8 %_4.0.i.i.i.7, %30 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         104:  %_4.0.i.i.i.9 = add nuw nsw i8 %_4.0.i.i.i.8, %33 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         105:  %_4.0.i.i.i.10 = add nuw nsw i8 %_4.0.i.i.i.9, %36 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         106:  %_4.0.i.i.i.11 = add nuw nsw i8 %_4.0.i.i.i.10, %39 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         107:  %_4.0.i.i.i.12 = add nuw nsw i8 %_4.0.i.i.i.11, %42 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         108:  %_4.0.i.i.i.13 = add nuw nsw i8 %_4.0.i.i.i.12, %45 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         109:  %_4.0.i.i.i.14 = add nuw nsw i8 %_4.0.i.i.i.13, %48 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         110:  %_4.0.i.i.i.15 = add nuw nsw i8 %_4.0.i.i.i.14, %51 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         111:  %_20.not = icmp eq i8 %_4.0.i.i.i.15, 16 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         112:  br i1 %_20.not, label %bb18.preheader, label %bb12 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
check:8'0     ~
check:8'0     ~
         114: bb12: ; preds = %bb18.preheader, %bb3.preheader, %"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h6b16641423477500E.exit" 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         115:  %ascii_prefix_len.sroa.0.0.lcssa = phi i32 [ 0, %"_ZN106_$LT$core..ops..range..Range$LT$usize$GT$$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$9index_mut17h6b16641423477500E.exit" ], [ %ascii_prefix_len.sroa.0.018, %bb3.preheader ], [ %4, %bb18.preheader ] 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         116:  ret i32 %ascii_prefix_len.sroa.0.0.lcssa 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
check:8'0     ~
check:8'0     ~
         118: bb18.preheader: ; preds = %bb3.preheader 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         119:  %52 = add i8 %_16, -65 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~
         120:  %_68.sroa.0.0.off0 = icmp ult i8 %52, 26 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         121:  %_66 = select i1 %_68.sroa.0.0.off0, i8 32, i8 0 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         122:  %_28 = or i8 %_66, %_16 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~
         123:  store i8 %_28, ptr %output.sroa.0.019, align 1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         124:  %53 = add i8 %_16.1, -65 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~
         125:  %_68.sroa.0.0.off0.1 = icmp ult i8 %53, 26 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         126:  %_66.1 = select i1 %_68.sroa.0.0.off0.1, i8 32, i8 0 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         127:  %_28.1 = or i8 %_66.1, %_16.1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         128:  %54 = getelementptr inbounds [0 x i8], ptr %output.sroa.0.019, i32 0, i32 1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         129:  store i8 %_28.1, ptr %54, align 1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         130:  %55 = add i8 %_16.2, -65 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~
         131:  %_68.sroa.0.0.off0.2 = icmp ult i8 %55, 26 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         132:  %_66.2 = select i1 %_68.sroa.0.0.off0.2, i8 32, i8 0 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         133:  %_28.2 = or i8 %_66.2, %_16.2 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         134:  %56 = getelementptr inbounds [0 x i8], ptr %output.sroa.0.019, i32 0, i32 2 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         135:  store i8 %_28.2, ptr %56, align 1 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         136:  %57 = add i8 %_16.3, -65 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~
         137:  %_68.sroa.0.0.off0.3 = icmp ult i8 %57, 26 
check:8'0     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
           .
           .
>>>>>>
------------------------------------------

@bors
Copy link
Collaborator

bors commented Jun 30, 2024

💔 Test failed - checks-actions

@bors bors added S-waiting-on-review Status: Awaiting review from the assignee but also interested parties. and removed S-waiting-on-bors Status: Waiting on bors to run and complete tests. Bors will change the label on completion. labels Jun 30, 2024
@matthiaskrgr matthiaskrgr deleted the rollup-72eqqik branch September 1, 2024 17:35
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
A-meta Area: Issues & PRs about the rust-lang/rust repository itself A-testsuite Area: The testsuite used to check the correctness of rustc rollup A PR which is a rollup S-waiting-on-review Status: Awaiting review from the assignee but also interested parties. T-bootstrap Relevant to the bootstrap subteam: Rust's build system (x.py and src/bootstrap) T-compiler Relevant to the compiler team, which will review and decide on the PR/issue. T-libs Relevant to the library team, which will review and decide on the PR/issue. T-rustdoc Relevant to the rustdoc team, which will review and decide on the PR/issue.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

10 participants