100 Gbps TCP/IP stack for Vitis shells

Scala based HDL

Open source FPGA-based NIC and platform for in-network compute

Digital timing diagram editor

A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.

📖 作为对《Heterogeneous Computing with OpenCL 2.0》英文版的中文翻译。