Skip to content

Commit 7da0d0a

Browse files
atanasyanatanasyan
committed
[MC][mips] Remove unused check prefixes. NFC
1 parent 8fbe07a commit 7da0d0a

31 files changed

+685
-677
lines changed

‎llvm/test/CodeGen/Mips/Fast-ISel/memtest1.ll

+20-23
Original file line numberDiff line numberDiff line change
@@ -1,9 +1,7 @@
11
; RUN: llc < %s -march=mipsel -mcpu=mips32 -O0 -relocation-model=pic \
2-
; RUN: -fast-isel-abort=3 -verify-machineinstrs | FileCheck %s \
3-
; RUN: -check-prefix=ALL -check-prefix=32R1
2+
; RUN: -fast-isel-abort=3 -verify-machineinstrs | FileCheck %s
43
; RUN: llc < %s -march=mipsel -mcpu=mips32r2 -O0 -relocation-model=pic \
5-
; RUN: -fast-isel-abort=3 -verify-machineinstrs | FileCheck %s \
6-
; RUN: -check-prefix=ALL -check-prefix=32R2
4+
; RUN: -fast-isel-abort=3 -verify-machineinstrs | FileCheck %s
75

86
@str = private unnamed_addr constant [12 x i8] c"hello there\00", align 1
97
@src = global i8* getelementptr inbounds ([12 x i8], [12 x i8]* @str, i32 0, i32 0), align 4
@@ -15,38 +13,37 @@ declare void @llvm.memmove.p0i8.p0i8.i32(i8* nocapture, i8* nocapture readonly,
1513
declare void @llvm.memset.p0i8.i32(i8* nocapture, i8, i32, i1)
1614

1715
define void @cpy(i8* %src, i32 %i) {
18-
; ALL-LABEL: cpy:
16+
; CHECK-LABEL: cpy:
1917

20-
; ALL: lw $[[T0:[0-9]+]], %got(dest)(${{[0-9]+}})
21-
; ALL: lw $[[T2:[0-9]+]], %got(memcpy)(${{[0-9]+}})
22-
; ALL: jalr $[[T2]]
23-
; ALL-NEXT: nop
24-
; ALL-NOT: {{.*}}$2{{.*}}
18+
; CHECK: lw $[[T0:[0-9]+]], %got(dest)(${{[0-9]+}})
19+
; CHECK: lw $[[T2:[0-9]+]], %got(memcpy)(${{[0-9]+}})
20+
; CHECK: jalr $[[T2]]
21+
; CHECK-NEXT: nop
22+
; CHECK-NOT: {{.*}}$2{{.*}}
2523
call void @llvm.memcpy.p0i8.p0i8.i32(i8* getelementptr inbounds ([50 x i8], [50 x i8]* @dest, i32 0, i32 0), i8* %src, i32 %i, i1 false)
2624
ret void
2725
}
2826

2927
define void @mov(i8* %src, i32 %i) {
30-
; ALL-LABEL: mov:
28+
; CHECK-LABEL: mov:
3129

32-
33-
; ALL: lw $[[T0:[0-9]+]], %got(dest)(${{[0-9]+}})
34-
; ALL: lw $[[T2:[0-9]+]], %got(memmove)(${{[0-9]+}})
35-
; ALL: jalr $[[T2]]
36-
; ALL-NEXT: nop
37-
; ALL-NOT: {{.*}}$2{{.*}}
30+
; CHECK: lw $[[T0:[0-9]+]], %got(dest)(${{[0-9]+}})
31+
; CHECK: lw $[[T2:[0-9]+]], %got(memmove)(${{[0-9]+}})
32+
; CHECK: jalr $[[T2]]
33+
; CHECK-NEXT: nop
34+
; CHECK-NOT: {{.*}}$2{{.*}}
3835
call void @llvm.memmove.p0i8.p0i8.i32(i8* getelementptr inbounds ([50 x i8], [50 x i8]* @dest, i32 0, i32 0), i8* %src, i32 %i, i1 false)
3936
ret void
4037
}
4138

4239
define void @clear(i32 %i) {
43-
; ALL-LABEL: clear:
40+
; CHECK-LABEL: clear:
4441

45-
; ALL: lw $[[T0:[0-9]+]], %got(dest)(${{[0-9]+}})
46-
; ALL: lw $[[T2:[0-9]+]], %got(memset)(${{[0-9]+}})
47-
; ALL: jalr $[[T2]]
48-
; ALL-NEXT: nop
49-
; ALL-NOT: {{.*}}$2{{.*}}
42+
; CHECK: lw $[[T0:[0-9]+]], %got(dest)(${{[0-9]+}})
43+
; CHECK: lw $[[T2:[0-9]+]], %got(memset)(${{[0-9]+}})
44+
; CHECK: jalr $[[T2]]
45+
; CHECK-NEXT: nop
46+
; CHECK-NOT: {{.*}}$2{{.*}}
5047
call void @llvm.memset.p0i8.i32(i8* getelementptr inbounds ([50 x i8], [50 x i8]* @dest, i32 0, i32 0), i8 42, i32 %i, i1 false)
5148
ret void
5249
}

‎llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/ceil_and_floor.ll

+52-50
Original file line numberDiff line numberDiff line change
@@ -1,78 +1,80 @@
11
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
2-
; RUN: llc -O0 -mtriple=mipsel-linux-gnu -global-isel -verify-machineinstrs %s -o -| FileCheck %s -check-prefixes=MIPS32,FP32
3-
; RUN: llc -O0 -mtriple=mipsel-linux-gnu -mattr=+fp64,+mips32r2 -global-isel -verify-machineinstrs %s -o -| FileCheck %s -check-prefixes=MIPS32,FP64
2+
; RUN: llc -O0 -mtriple=mipsel-linux-gnu -global-isel \
3+
; RUN: -verify-machineinstrs %s -o -| FileCheck %s
4+
; RUN: llc -O0 -mtriple=mipsel-linux-gnu -mattr=+fp64,+mips32r2 -global-isel \
5+
; RUN: -verify-machineinstrs %s -o -| FileCheck %s
46

57
declare float @llvm.ceil.f32(float)
68
define float @ceil_f32(float %a) {
7-
; MIPS32-LABEL: ceil_f32:
8-
; MIPS32: # %bb.0: # %entry
9-
; MIPS32-NEXT: addiu $sp, $sp, -24
10-
; MIPS32-NEXT: .cfi_def_cfa_offset 24
11-
; MIPS32-NEXT: sw $ra, 20($sp) # 4-byte Folded Spill
12-
; MIPS32-NEXT: .cfi_offset 31, -4
13-
; MIPS32-NEXT: jal ceilf
14-
; MIPS32-NEXT: nop
15-
; MIPS32-NEXT: lw $ra, 20($sp) # 4-byte Folded Reload
16-
; MIPS32-NEXT: addiu $sp, $sp, 24
17-
; MIPS32-NEXT: jr $ra
18-
; MIPS32-NEXT: nop
9+
; CHECK-LABEL: ceil_f32:
10+
; CHECK: # %bb.0: # %entry
11+
; CHECK-NEXT: addiu $sp, $sp, -24
12+
; CHECK-NEXT: .cfi_def_cfa_offset 24
13+
; CHECK-NEXT: sw $ra, 20($sp) # 4-byte Folded Spill
14+
; CHECK-NEXT: .cfi_offset 31, -4
15+
; CHECK-NEXT: jal ceilf
16+
; CHECK-NEXT: nop
17+
; CHECK-NEXT: lw $ra, 20($sp) # 4-byte Folded Reload
18+
; CHECK-NEXT: addiu $sp, $sp, 24
19+
; CHECK-NEXT: jr $ra
20+
; CHECK-NEXT: nop
1921
entry:
2022
%0 = call float @llvm.ceil.f32(float %a)
2123
ret float %0
2224
}
2325

2426
declare double @llvm.ceil.f64(double)
2527
define double @ceil_f64(double %a) {
26-
; MIPS32-LABEL: ceil_f64:
27-
; MIPS32: # %bb.0: # %entry
28-
; MIPS32-NEXT: addiu $sp, $sp, -24
29-
; MIPS32-NEXT: .cfi_def_cfa_offset 24
30-
; MIPS32-NEXT: sw $ra, 20($sp) # 4-byte Folded Spill
31-
; MIPS32-NEXT: .cfi_offset 31, -4
32-
; MIPS32-NEXT: jal ceil
33-
; MIPS32-NEXT: nop
34-
; MIPS32-NEXT: lw $ra, 20($sp) # 4-byte Folded Reload
35-
; MIPS32-NEXT: addiu $sp, $sp, 24
36-
; MIPS32-NEXT: jr $ra
37-
; MIPS32-NEXT: nop
28+
; CHECK-LABEL: ceil_f64:
29+
; CHECK: # %bb.0: # %entry
30+
; CHECK-NEXT: addiu $sp, $sp, -24
31+
; CHECK-NEXT: .cfi_def_cfa_offset 24
32+
; CHECK-NEXT: sw $ra, 20($sp) # 4-byte Folded Spill
33+
; CHECK-NEXT: .cfi_offset 31, -4
34+
; CHECK-NEXT: jal ceil
35+
; CHECK-NEXT: nop
36+
; CHECK-NEXT: lw $ra, 20($sp) # 4-byte Folded Reload
37+
; CHECK-NEXT: addiu $sp, $sp, 24
38+
; CHECK-NEXT: jr $ra
39+
; CHECK-NEXT: nop
3840
entry:
3941
%0 = call double @llvm.ceil.f64(double %a)
4042
ret double %0
4143
}
4244

4345
declare float @llvm.floor.f32(float)
4446
define float @floor_f32(float %a) {
45-
; MIPS32-LABEL: floor_f32:
46-
; MIPS32: # %bb.0: # %entry
47-
; MIPS32-NEXT: addiu $sp, $sp, -24
48-
; MIPS32-NEXT: .cfi_def_cfa_offset 24
49-
; MIPS32-NEXT: sw $ra, 20($sp) # 4-byte Folded Spill
50-
; MIPS32-NEXT: .cfi_offset 31, -4
51-
; MIPS32-NEXT: jal floorf
52-
; MIPS32-NEXT: nop
53-
; MIPS32-NEXT: lw $ra, 20($sp) # 4-byte Folded Reload
54-
; MIPS32-NEXT: addiu $sp, $sp, 24
55-
; MIPS32-NEXT: jr $ra
56-
; MIPS32-NEXT: nop
47+
; CHECK-LABEL: floor_f32:
48+
; CHECK: # %bb.0: # %entry
49+
; CHECK-NEXT: addiu $sp, $sp, -24
50+
; CHECK-NEXT: .cfi_def_cfa_offset 24
51+
; CHECK-NEXT: sw $ra, 20($sp) # 4-byte Folded Spill
52+
; CHECK-NEXT: .cfi_offset 31, -4
53+
; CHECK-NEXT: jal floorf
54+
; CHECK-NEXT: nop
55+
; CHECK-NEXT: lw $ra, 20($sp) # 4-byte Folded Reload
56+
; CHECK-NEXT: addiu $sp, $sp, 24
57+
; CHECK-NEXT: jr $ra
58+
; CHECK-NEXT: nop
5759
entry:
5860
%0 = call float @llvm.floor.f32(float %a)
5961
ret float %0
6062
}
6163

6264
declare double @llvm.floor.f64(double)
6365
define double @floor_f64(double %a) {
64-
; MIPS32-LABEL: floor_f64:
65-
; MIPS32: # %bb.0: # %entry
66-
; MIPS32-NEXT: addiu $sp, $sp, -24
67-
; MIPS32-NEXT: .cfi_def_cfa_offset 24
68-
; MIPS32-NEXT: sw $ra, 20($sp) # 4-byte Folded Spill
69-
; MIPS32-NEXT: .cfi_offset 31, -4
70-
; MIPS32-NEXT: jal floor
71-
; MIPS32-NEXT: nop
72-
; MIPS32-NEXT: lw $ra, 20($sp) # 4-byte Folded Reload
73-
; MIPS32-NEXT: addiu $sp, $sp, 24
74-
; MIPS32-NEXT: jr $ra
75-
; MIPS32-NEXT: nop
66+
; CHECK-LABEL: floor_f64:
67+
; CHECK: # %bb.0: # %entry
68+
; CHECK-NEXT: addiu $sp, $sp, -24
69+
; CHECK-NEXT: .cfi_def_cfa_offset 24
70+
; CHECK-NEXT: sw $ra, 20($sp) # 4-byte Folded Spill
71+
; CHECK-NEXT: .cfi_offset 31, -4
72+
; CHECK-NEXT: jal floor
73+
; CHECK-NEXT: nop
74+
; CHECK-NEXT: lw $ra, 20($sp) # 4-byte Folded Reload
75+
; CHECK-NEXT: addiu $sp, $sp, 24
76+
; CHECK-NEXT: jr $ra
77+
; CHECK-NEXT: nop
7678
entry:
7779
%0 = call double @llvm.floor.f64(double %a)
7880
ret double %0

‎llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/fabs.ll

+14-12
Original file line numberDiff line numberDiff line change
@@ -1,26 +1,28 @@
11
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
2-
; RUN: llc -O0 -mtriple=mipsel-linux-gnu -global-isel -verify-machineinstrs %s -o -| FileCheck %s -check-prefixes=MIPS32,FP32
3-
; RUN: llc -O0 -mtriple=mipsel-linux-gnu -mattr=+fp64,+mips32r2 -global-isel -verify-machineinstrs %s -o -| FileCheck %s -check-prefixes=MIPS32,FP64
2+
; RUN: llc -O0 -mtriple=mipsel-linux-gnu -global-isel \
3+
; RUN: -verify-machineinstrs %s -o -| FileCheck %s
4+
; RUN: llc -O0 -mtriple=mipsel-linux-gnu -mattr=+fp64,+mips32r2 -global-isel \
5+
; RUN: -verify-machineinstrs %s -o -| FileCheck %s
46

57
declare float @llvm.fabs.f32(float)
68
define float @fabs_f32(float %a) {
7-
; MIPS32-LABEL: fabs_f32:
8-
; MIPS32: # %bb.0: # %entry
9-
; MIPS32-NEXT: abs.s $f0, $f12
10-
; MIPS32-NEXT: jr $ra
11-
; MIPS32-NEXT: nop
9+
; CHECK-LABEL: fabs_f32:
10+
; CHECK: # %bb.0: # %entry
11+
; CHECK-NEXT: abs.s $f0, $f12
12+
; CHECK-NEXT: jr $ra
13+
; CHECK-NEXT: nop
1214
entry:
1315
%0 = call float @llvm.fabs.f32(float %a)
1416
ret float %0
1517
}
1618

1719
declare double @llvm.fabs.f64(double)
1820
define double @fabs_f64(double %a) {
19-
; MIPS32-LABEL: fabs_f64:
20-
; MIPS32: # %bb.0: # %entry
21-
; MIPS32-NEXT: abs.d $f0, $f12
22-
; MIPS32-NEXT: jr $ra
23-
; MIPS32-NEXT: nop
21+
; CHECK-LABEL: fabs_f64:
22+
; CHECK: # %bb.0: # %entry
23+
; CHECK-NEXT: abs.d $f0, $f12
24+
; CHECK-NEXT: jr $ra
25+
; CHECK-NEXT: nop
2426
entry:
2527
%0 = call double @llvm.fabs.f64(double %a)
2628
ret double %0

0 commit comments

Comments
 (0)