Skip to content

Commit 6e3be9d

Browse files
committed
Revert r347596 "Support for inserting profile-directed cache prefetches"
It causes asserts building BoringSSL. See https://crbug.com/91009#c3 for repro. This also reverts the follow-ups: Revert r347724 "Do not insert prefetches with unsupported memory operands." Revert r347606 "[X86] Add dependency from X86 to ProfileData after rL347596" Revert r347607 "Add new passes to X86 pipeline tests" llvm-svn: 347864
1 parent ddedf0f commit 6e3be9d

16 files changed

+1
-689
lines changed

llvm/lib/Target/X86/CMakeLists.txt

-2
Original file line numberDiff line numberDiff line change
@@ -30,7 +30,6 @@ set(sources
3030
X86CmovConversion.cpp
3131
X86CondBrFolding.cpp
3232
X86DomainReassignment.cpp
33-
X86DiscriminateMemOps.cpp
3433
X86ExpandPseudo.cpp
3534
X86FastISel.cpp
3635
X86FixupBWInsts.cpp
@@ -45,7 +44,6 @@ set(sources
4544
X86ISelLowering.cpp
4645
X86IndirectBranchTracking.cpp
4746
X86InterleavedAccess.cpp
48-
X86InsertPrefetch.cpp
4947
X86InstrFMA3Info.cpp
5048
X86InstrFoldTables.cpp
5149
X86InstrInfo.cpp

llvm/lib/Target/X86/LLVMBuild.txt

+1-1
Original file line numberDiff line numberDiff line change
@@ -31,5 +31,5 @@ has_jit = 1
3131
type = Library
3232
name = X86CodeGen
3333
parent = X86
34-
required_libraries = Analysis AsmPrinter CodeGen Core MC SelectionDAG Support Target X86AsmPrinter X86Desc X86Info X86Utils GlobalISel ProfileData
34+
required_libraries = Analysis AsmPrinter CodeGen Core MC SelectionDAG Support Target X86AsmPrinter X86Desc X86Info X86Utils GlobalISel
3535
add_to_library_groups = X86

llvm/lib/Target/X86/X86.h

-7
Original file line numberDiff line numberDiff line change
@@ -122,13 +122,6 @@ FunctionPass *createX86EvexToVexInsts();
122122
/// This pass creates the thunks for the retpoline feature.
123123
FunctionPass *createX86RetpolineThunksPass();
124124

125-
/// This pass ensures instructions featuring a memory operand
126-
/// have distinctive <LineNumber, Discriminator> (with respect to eachother)
127-
FunctionPass *createX86DiscriminateMemOpsPass();
128-
129-
/// This pass applies profiling information to insert cache prefetches.
130-
FunctionPass *createX86InsertPrefetchPass();
131-
132125
InstructionSelector *createX86InstructionSelector(const X86TargetMachine &TM,
133126
X86Subtarget &,
134127
X86RegisterBankInfo &);

llvm/lib/Target/X86/X86DiscriminateMemOps.cpp

-130
This file was deleted.

0 commit comments

Comments
 (0)