@@ -221,6 +221,7 @@ namespace {
221
221
void report_context_liverange (const LiveRange &LR) const ;
222
222
void report_context_regunit (unsigned RegUnit) const ;
223
223
void report_context_lanemask (LaneBitmask LaneMask) const ;
224
+ void report_context_vreg (unsigned VReg) const ;
224
225
void report_context_vreg_regunit (unsigned VRegOrRegUnit) const ;
225
226
226
227
void verifyInlineAsm (const MachineInstr *MI);
@@ -498,9 +499,13 @@ void MachineVerifier::report_context_regunit(unsigned RegUnit) const {
498
499
errs () << " - regunit: " << PrintRegUnit (RegUnit, TRI) << ' \n ' ;
499
500
}
500
501
502
+ void MachineVerifier::report_context_vreg (unsigned VReg) const {
503
+ errs () << " - v. register: " << PrintReg (VReg, TRI) << ' \n ' ;
504
+ }
505
+
501
506
void MachineVerifier::report_context_vreg_regunit (unsigned VRegOrUnit) const {
502
507
if (TargetRegisterInfo::isVirtualRegister (VRegOrUnit)) {
503
- errs () << " - v. register: " << PrintReg ( VRegOrUnit, TRI) << ' \n ' ;
508
+ report_context_vreg ( VRegOrUnit) ;
504
509
} else {
505
510
errs () << " - regunit: " << PrintRegUnit (VRegOrUnit, TRI) << ' \n ' ;
506
511
}
@@ -1513,9 +1518,10 @@ void MachineVerifier::visitMachineFunctionAfter() {
1513
1518
BBInfo &MInfo = MBBInfoMap[&MF->front ()];
1514
1519
for (RegSet::iterator
1515
1520
I = MInfo.vregsRequired .begin (), E = MInfo.vregsRequired .end (); I != E;
1516
- ++I)
1517
- report (" Virtual register def doesn't dominate all uses." ,
1518
- MRI->getVRegDef (*I));
1521
+ ++I) {
1522
+ report (" Virtual register defs don't dominate all uses." , MF);
1523
+ report_context_vreg (*I);
1524
+ }
1519
1525
}
1520
1526
1521
1527
if (LiveVars)
0 commit comments