We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 671f0e2 commit 1d4d6a9Copy full SHA for 1d4d6a9
llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h
@@ -118,6 +118,9 @@ enum OperandType : unsigned {
118
OPERAND_UIMM20,
119
OPERAND_UIMMLOG2XLEN,
120
OPERAND_LAST_RISCV_IMM = OPERAND_UIMMLOG2XLEN,
121
+ // Operand is either a register or uimm5, this is used by V extension pseudo
122
+ // instructions to represent a value that be passed as AVL to either vsetvli
123
+ // or vsetivli.
124
OPERAND_AVL,
125
};
126
} // namespace RISCVOp
0 commit comments