forked from llvm/llvm-project
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathCSKYInstrInfoF1.td
420 lines (357 loc) · 19.6 KB
/
CSKYInstrInfoF1.td
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
//===- CSKYInstrInfoF1.td - CSKY Instruction Float1.0 ------*- tablegen -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file describes the CSKY instructions in TableGen format.
//
//===----------------------------------------------------------------------===//
def regseq_f1 : Operand<iPTR> {
let EncoderMethod = "getRegisterSeqOpValue";
let ParserMatchClass = RegSeqAsmOperand<"V1">;
let PrintMethod = "printRegisterSeq";
let DecoderMethod = "DecodeRegSeqOperandF1";
let MIOperandInfo = (ops sFPR32, uimm5);
}
def regseq_d1 : Operand<iPTR> {
let EncoderMethod = "getRegisterSeqOpValue";
let ParserMatchClass = RegSeqAsmOperand<"V1">;
let PrintMethod = "printRegisterSeq";
let DecoderMethod = "DecodeRegSeqOperandD1";
let MIOperandInfo = (ops sFPR64, uimm5);
}
def sFPR32Op : RegisterOperand<sFPR32, "printFPR">;
def sFPR64Op : RegisterOperand<sFPR64, "printFPR">;
def sFPR64_V_OP : RegisterOperand<sFPR64_V, "printFPR">;
include "CSKYInstrFormatsF1.td"
//===----------------------------------------------------------------------===//
// CSKY specific DAG Nodes.
//===----------------------------------------------------------------------===//
def SDT_BITCAST_TO_LOHI : SDTypeProfile<2, 1, [SDTCisSameAs<0, 1>]>;
def CSKY_BITCAST_TO_LOHI : SDNode<"CSKYISD::BITCAST_TO_LOHI", SDT_BITCAST_TO_LOHI>;
def SDT_BITCAST_FROM_LOHI : SDTypeProfile<1, 2, [SDTCisSameAs<1, 2>]>;
def CSKY_BITCAST_FROM_LOHI : SDNode<"CSKYISD::BITCAST_FROM_LOHI", SDT_BITCAST_FROM_LOHI>;
//===----------------------------------------------------------------------===//
// Operand and SDNode transformation definitions.
//===----------------------------------------------------------------------===//
def fpimm0 : PatLeaf<(fpimm), [{ return N->isExactlyValue(+0.0); }]>;
def fpimm32_hi16 : SDNodeXForm<fpimm, [{
return CurDAG->getTargetConstant(
(N->getValueAPF().bitcastToAPInt().getZExtValue() >> 16) & 0xFFFF,
SDLoc(N), MVT::i32);
}]>;
def fpimm32_lo16 : SDNodeXForm<fpimm, [{
return CurDAG->getTargetConstant(
N->getValueAPF().bitcastToAPInt().getZExtValue() & 0xFFFF,
SDLoc(N), MVT::i32);
}]>;
class fpimm_xform<int width, int shift = 0> : SDNodeXForm<fpimm,
"return CurDAG->getTargetConstant(N->getValueAPF().bitcastToAPInt().lshr("#shift#").getLoBits("#width#"), SDLoc(N), MVT::i32);">;
class fpimm_xform_i16<int width, int shift = 0> : SDNodeXForm<fpimm,
"return CurDAG->getTargetConstant(N->getValueAPF().bitcastToAPInt().lshr("#shift#").getLoBits("#width#"), SDLoc(N), MVT::i16);">;
class fpimm_t<int width, int shift = 0> : PatLeaf<(fpimm),
"return isShiftedUInt<"#width#", "#shift#">(N->getValueAPF().bitcastToAPInt().getZExtValue());">;
def fpimm8 : fpimm_t<8>;
def fpimm8_8 : fpimm_t<8, 8>;
def fpimm8_16 : fpimm_t<8, 16>;
def fpimm8_24 : fpimm_t<8, 24>;
def fpimm16 : fpimm_t<16>;
def fpimm16_8 : fpimm_t<16, 8>;
def fpimm16_16 : fpimm_t<16, 16>;
def fpimm24 : fpimm_t<24>;
def fpimm24_8 : fpimm_t<24, 8>;
def fpimm32 : fpimm_t<32>;
def fpimm8_sr0_XFORM : fpimm_xform<8>;
def fpimm8_sr8_XFORM : fpimm_xform<8, 8>;
def fpimm8_sr16_XFORM : fpimm_xform<8, 16>;
def fpimm8_sr24_XFORM : fpimm_xform<8, 24>;
def fpimm8_sr0_i16_XFORM : fpimm_xform_i16<8>;
def fpimm8_sr8_i16_XFORM : fpimm_xform_i16<8, 8>;
def fconstpool_symbol : Operand<iPTR> {
let ParserMatchClass = Constpool;
let EncoderMethod =
"getConstpoolSymbolOpValue<CSKY::fixup_csky_pcrel_uimm8_scale4>";
let DecoderMethod = "decodeUImmOperand<8, 2>";
let PrintMethod = "printConstpool";
let OperandType = "OPERAND_PCREL";
}
//===----------------------------------------------------------------------===//
// Instructions
//===----------------------------------------------------------------------===//
//arithmetic
def FABSM : F_XZ<0x2, 0b000110, "fabsm", "", UnOpFrag<(fabs node:$Src)>, sFPR64_V_OP>;
def FNEGM : F_XZ<0x2, 0b000111, "fnegm", "", UnOpFrag<(fneg node:$Src)>, sFPR64_V_OP>;
def FADDM : F_XYZ<0x2, 0b000000, "faddm", "", BinOpFrag<(fadd node:$LHS, node:$RHS)>, sFPR64_V_OP>;
def FSUBM : F_XYZ<0x2, 0b000001, "fsubm", "", BinOpFrag<(fsub node:$LHS, node:$RHS)>, sFPR64_V_OP>;
def FMULM : F_XYZ<0x2, 0b010000, "fmulm", "", BinOpFrag<(fmul node:$LHS, node:$RHS)>, sFPR64_V_OP>;
def FNMULM : F_XYZ<0x2, 0b010001, "fnmulm", "", BinOpFrag<(fneg (fmul node:$LHS, node:$RHS))>, sFPR64_V_OP>;
def FMACM : F_ACCUM_XYZ<0x2, 0b010100, "fmacm", "", TriOpFrag<(fadd node:$LHS, (fmul node:$MHS, node:$RHS))>, sFPR64_V_OP>;
def FMSCM : F_ACCUM_XYZ<0x2, 0b010101, "fmscm", "", TriOpFrag<(fsub (fmul node:$MHS, node:$RHS), node:$LHS)>, sFPR64_V_OP>;
def FNMACM : F_ACCUM_XYZ<0x2, 0b010110, "fnmacm", "", TriOpFrag<(fsub node:$LHS, (fmul node:$MHS, node:$RHS))>, sFPR64_V_OP>;
def FNMSCM : F_ACCUM_XYZ<0x2, 0b010111, "fnmscm", "", TriOpFrag<(fneg (fadd node:$LHS, (fmul node:$MHS, node:$RHS)))>, sFPR64_V_OP>;
def FMOVM : F_MOV<0x2, 0b000100, "fmovm", "", sFPR64_V_OP>;
defm FABS : FT_XZ<0b000110, "fabs", UnOpFrag<(fabs node:$Src)>>;
defm FNEG : FT_XZ<0b000111, "fneg", UnOpFrag<(fneg node:$Src)>>;
defm FSQRT : FT_XZ<0b011010, "fsqrt", UnOpFrag<(fsqrt node:$Src)>>;
defm FADD : FT_XYZ<0b000000, "fadd", BinOpFrag<(fadd node:$LHS, node:$RHS)>>;
defm FSUB : FT_XYZ<0b000001, "fsub", BinOpFrag<(fsub node:$LHS, node:$RHS)>>;
defm FDIV : FT_XYZ<0b011000, "fdiv", BinOpFrag<(fdiv node:$LHS, node:$RHS)>>;
defm FMUL : FT_XYZ<0b010000, "fmul", BinOpFrag<(fmul node:$LHS, node:$RHS)>>;
defm FNMUL : FT_XYZ<0b010001, "fnmul", BinOpFrag<(fneg (fmul node:$LHS, node:$RHS))>>;
defm FMAC : FT_ACCUM_XYZ<0b010100, "fmac", TriOpFrag<(fadd node:$LHS, (fmul node:$MHS, node:$RHS))>>;
defm FMSC : FT_ACCUM_XYZ<0b010101, "fmsc", TriOpFrag<(fsub (fmul node:$MHS, node:$RHS), node:$LHS)>>;
defm FNMAC : FT_ACCUM_XYZ<0b010110, "fnmac", TriOpFrag<(fsub node:$LHS, (fmul node:$MHS, node:$RHS))>>;
defm FNMSC : FT_ACCUM_XYZ<0b010111, "fnmsc", TriOpFrag<(fneg (fadd node:$LHS, (fmul node:$MHS, node:$RHS)))>>;
defm FCMPHS : FT_CMPXY<0b001100, "fcmphs">;
defm FCMPLT : FT_CMPXY<0b001101, "fcmplt">;
defm FCMPNE : FT_CMPXY<0b001110, "fcmpne">;
defm FCMPUO : FT_CMPXY<0b001111, "fcmpuo">;
defm FCMPZHS : FT_CMPZX<0b001000, "fcmpzhs">;
defm FCMPZLS : FT_CMPZX<0b001001, "fcmpzls">;
defm FCMPZNE : FT_CMPZX<0b001010, "fcmpzne">;
defm FCMPZUO : FT_CMPZX<0b001011, "fcmpzuo">;
defm FRECIP : FT_MOV<0b011001, "frecip">;
//fmov, fmtvr, fmfvr
defm FMOV : FT_MOV<0b000100, "fmov">;
def FMFVRL : F_XZ_GF<3, 0b011001, (outs GPR:$rz), (ins sFPR32Op:$vrx),
"fmfvrl\t$rz, $vrx", [(set GPR:$rz, (bitconvert sFPR32Op:$vrx))]>;
def FMTVRL : F_XZ_FG<3, 0b011011, (outs sFPR32Op:$vrz), (ins GPR:$rx),
"fmtvrl\t$vrz, $rx", [(set sFPR32Op:$vrz, (bitconvert GPR:$rx))]>;
let Predicates = [HasFPUv2_DF] in {
let isCodeGenOnly = 1 in
def FMFVRL_D : F_XZ_GF<3, 0b011001, (outs GPR:$rz), (ins sFPR64Op:$vrx),
"fmfvrl\t$rz, $vrx", []>;
def FMFVRH_D : F_XZ_GF<3, 0b011000, (outs GPR:$rz), (ins sFPR64Op:$vrx),
"fmfvrh\t$rz, $vrx", []>;
let isCodeGenOnly = 1 in
def FMTVRL_D : F_XZ_FG<3, 0b011011, (outs sFPR64Op:$vrz), (ins GPR:$rx),
"fmtvrl\t$vrz, $rx", []>;
let Constraints = "$vrZ = $vrz" in
def FMTVRH_D : F_XZ_FG<3, 0b011010, (outs sFPR64Op:$vrz), (ins sFPR64Op:$vrZ, GPR:$rx),
"fmtvrh\t$vrz, $rx", []>;
}
//fcvt
def FSITOS : F_XZ_TRANS<0b010000, "fsitos", sFPR32Op, sFPR32Op>;
def : Pat<(f32 (sint_to_fp GPR:$a)),
(FSITOS (COPY_TO_REGCLASS GPR:$a, sFPR32))>,
Requires<[HasFPUv2_SF]>;
def FUITOS : F_XZ_TRANS<0b010001, "fuitos", sFPR32Op, sFPR32Op>;
def : Pat<(f32 (uint_to_fp GPR:$a)),
(FUITOS (COPY_TO_REGCLASS GPR:$a, sFPR32))>,
Requires<[HasFPUv2_SF]>;
def FSITOD : F_XZ_TRANS<0b010100, "fsitod", sFPR64Op, sFPR64Op>;
def : Pat<(f64 (sint_to_fp GPR:$a)),
(FSITOD (COPY_TO_REGCLASS GPR:$a, sFPR64))>,
Requires<[HasFPUv2_DF]>;
def FUITOD : F_XZ_TRANS<0b010101, "fuitod", sFPR64Op, sFPR64Op>;
def : Pat<(f64 (uint_to_fp GPR:$a)),
(FUITOD (COPY_TO_REGCLASS GPR:$a, sFPR64))>,
Requires<[HasFPUv2_DF]>;
let Predicates = [HasFPUv2_DF] in {
def FDTOS : F_XZ_TRANS_DS<0b010110,"fdtos", UnOpFrag<(fpround node:$Src)>>;
def FSTOD : F_XZ_TRANS_SD<0b010111,"fstod", UnOpFrag<(fpextend node:$Src)>>;
}
def rpiFSTOSI : F_XZ_TRANS<0b000010, "fstosi.rpi", sFPR32Op, sFPR32Op>;
def rpiFSTOUI : F_XZ_TRANS<0b000110, "fstoui.rpi", sFPR32Op, sFPR32Op>;
def rzFSTOSI : F_XZ_TRANS<0b000001, "fstosi.rz", sFPR32Op, sFPR32Op>;
def rzFSTOUI : F_XZ_TRANS<0b000101, "fstoui.rz", sFPR32Op, sFPR32Op>;
def rnFSTOSI : F_XZ_TRANS<0b000000, "fstosi.rn", sFPR32Op, sFPR32Op>;
def rnFSTOUI : F_XZ_TRANS<0b000100, "fstoui.rn", sFPR32Op, sFPR32Op>;
def rniFSTOSI : F_XZ_TRANS<0b000011, "fstosi.rni", sFPR32Op, sFPR32Op>;
def rniFSTOUI : F_XZ_TRANS<0b000111, "fstoui.rni", sFPR32Op, sFPR32Op>;
let Predicates = [HasFPUv2_DF] in {
def rpiFDTOSI : F_XZ_TRANS<0b001010, "fdtosi.rpi", sFPR64Op, sFPR64Op>;
def rpiFDTOUI : F_XZ_TRANS<0b001110, "fdtoui.rpi", sFPR64Op, sFPR64Op>;
def rzFDTOSI : F_XZ_TRANS<0b001001, "fdtosi.rz", sFPR64Op, sFPR64Op>;
def rzFDTOUI : F_XZ_TRANS<0b001101, "fdtoui.rz", sFPR64Op, sFPR64Op>;
def rnFDTOSI : F_XZ_TRANS<0b001000, "fdtosi.rn", sFPR64Op, sFPR64Op>;
def rnFDTOUI : F_XZ_TRANS<0b001100, "fdtoui.rn", sFPR64Op, sFPR64Op>;
def rniFDTOSI : F_XZ_TRANS<0b001011, "fdtosi.rni", sFPR64Op, sFPR64Op>;
def rniFDTOUI : F_XZ_TRANS<0b001111, "fdtoui.rni", sFPR64Op, sFPR64Op>;
}
multiclass FPToIntegerPats<SDNode round, string SUFFIX> {
def : Pat<(i32 (fp_to_sint (round sFPR32Op:$Rn))),
(COPY_TO_REGCLASS (!cast<Instruction>(SUFFIX # FSTOSI) sFPR32Op:$Rn), GPR)>,
Requires<[HasFPUv2_SF]>;
def : Pat<(i32 (fp_to_uint (round sFPR32Op:$Rn))),
(COPY_TO_REGCLASS (!cast<Instruction>(SUFFIX # FSTOUI) sFPR32Op:$Rn), GPR)>,
Requires<[HasFPUv2_SF]>;
def : Pat<(i32 (fp_to_sint (round sFPR64Op:$Rn))),
(COPY_TO_REGCLASS (!cast<Instruction>(SUFFIX # FDTOSI) sFPR64Op:$Rn), GPR)>,
Requires<[HasFPUv2_DF]>;
def : Pat<(i32 (fp_to_uint (round sFPR64Op:$Rn))),
(COPY_TO_REGCLASS (!cast<Instruction>(SUFFIX # FDTOUI) sFPR64Op:$Rn), GPR)>,
Requires<[HasFPUv2_DF]>;
}
defm: FPToIntegerPats<fceil, "rpi">;
defm: FPToIntegerPats<fround, "rn">;
defm: FPToIntegerPats<ffloor, "rni">;
multiclass FPToIntegerTowardszeroPats<string SUFFIX> {
def : Pat<(i32 (fp_to_sint sFPR32Op:$Rn)),
(COPY_TO_REGCLASS (!cast<Instruction>(SUFFIX # FSTOSI) sFPR32Op:$Rn), GPR)>,
Requires<[HasFPUv2_SF]>;
def : Pat<(i32 (fp_to_uint sFPR32Op:$Rn)),
(COPY_TO_REGCLASS (!cast<Instruction>(SUFFIX # FSTOUI) sFPR32Op:$Rn), GPR)>,
Requires<[HasFPUv2_SF]>;
def : Pat<(i32 (fp_to_sint sFPR64Op:$Rn)),
(COPY_TO_REGCLASS (!cast<Instruction>(SUFFIX # FDTOSI) sFPR64Op:$Rn), GPR)>,
Requires<[HasFPUv2_DF]>;
def : Pat<(i32 (fp_to_uint sFPR64Op:$Rn)),
(COPY_TO_REGCLASS (!cast<Instruction>(SUFFIX # FDTOUI) sFPR64Op:$Rn), GPR)>,
Requires<[HasFPUv2_DF]>;
}
defm: FPToIntegerTowardszeroPats<"rz">;
//fld, fst
let hasSideEffects = 0, mayLoad = 1, mayStore = 0 in {
defm FLD : FT_XYAI_LD<0b0010000, "fld">;
defm FLDR : FT_XYAR_LD<0b0010100, "fldr">;
defm FLDM : FT_XYAR_LDM<0b0011000, "fldm">;
let Predicates = [HasFPUv2_DF] in
def FLDRM : F_XYAR_LD<0b0010101, 0, "fldrm", "", sFPR64Op>;
let Predicates = [HasFPUv2_DF] in
def FLDMM : F_I4_XY_MEM<0b0011001, 0,
(outs), (ins GPR:$rx, regseq_d1:$regs, variable_ops), "fldmm\t$regs, (${rx})", []>;
let Predicates = [HasFPUv2_DF] in
def FLDM : F_XYAI_LD<0b0010001, 0, "fldm", "", sFPR64Op, uimm8_3>;
}
let hasSideEffects = 0, mayLoad = 0, mayStore = 1 in {
defm FST : FT_XYAI_ST<0b0010010, "fst">;
defm FSTR : FT_XYAR_ST<0b0010110, "fstr">;
defm FSTM : FT_XYAR_STM<0b0011010, "fstm">;
let Predicates = [HasFPUv2_DF] in
def FSTRM : F_XYAR_ST<0b0010111, 0, "fstrm", "", sFPR64Op>;
let Predicates = [HasFPUv2_DF] in
def FSTMM : F_I4_XY_MEM<0b0011011, 0,
(outs), (ins GPR:$rx, regseq_d1:$regs, variable_ops), "fstmm\t$regs, (${rx})", []>;
let Predicates = [HasFPUv2_DF] in
def FSTM : F_XYAI_ST<0b0010011, 0, "fstm", "", sFPR64Op, uimm8_3>;
}
defm : LdPat<load, uimm8_2, FLD_S, f32>, Requires<[HasFPUv2_SF]>;
defm : LdPat<load, uimm8_2, FLD_D, f64>, Requires<[HasFPUv2_DF]>;
defm : LdrPat<load, FLDR_S, f32>, Requires<[HasFPUv2_SF]>;
defm : LdrPat<load, FLDR_D, f64>, Requires<[HasFPUv2_DF]>;
defm : StPat<store, f32, uimm8_2, FST_S>, Requires<[HasFPUv2_SF]>;
defm : StPat<store, f64, uimm8_2, FST_D>, Requires<[HasFPUv2_DF]>;
defm : StrPat<store, f32, FSTR_S>, Requires<[HasFPUv2_SF]>;
defm : StrPat<store, f64, FSTR_D>, Requires<[HasFPUv2_DF]>;
def : Pat<(f32 fpimm16:$imm), (COPY_TO_REGCLASS (MOVI32 (fpimm32_lo16 fpimm16:$imm)), sFPR32)>,
Requires<[HasFPUv2_SF]>;
def : Pat<(f32 fpimm16_16:$imm), (f32 (COPY_TO_REGCLASS (MOVIH32 (fpimm32_hi16 fpimm16_16:$imm)), sFPR32))>,
Requires<[HasFPUv2_SF]>;
def : Pat<(f32 fpimm:$imm), (COPY_TO_REGCLASS (ORI32 (MOVIH32 (fpimm32_hi16 fpimm:$imm)), (fpimm32_lo16 fpimm:$imm)), sFPR32)>,
Requires<[HasFPUv2_SF]>;
def : Pat<(f64(CSKY_BITCAST_FROM_LOHI GPR:$rs1, GPR:$rs2)), (FMTVRH_D(FMTVRL_D GPR:$rs1), GPR:$rs2)>,
Requires<[HasFPUv2_DF]>;
multiclass BRCond_Bin<CondCode CC, string Instr, Instruction Br, Instruction MV> {
let Predicates = [HasFPUv2_SF] in
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, sFPR32Op:$rs2, CC)), bb:$imm16),
(Br (!cast<Instruction>(Instr#_S) sFPR32Op:$rs1, sFPR32Op:$rs2), bb:$imm16)>;
let Predicates = [HasFPUv2_DF] in
def : Pat<(brcond (i32 (setcc sFPR64Op:$rs1, sFPR64Op:$rs2, CC)), bb:$imm16),
(Br (!cast<Instruction>(Instr#_D) sFPR64Op:$rs1, sFPR64Op:$rs2), bb:$imm16)>;
let Predicates = [HasFPUv2_SF] in
def : Pat<(i32 (setcc sFPR32Op:$rs1, sFPR32Op:$rs2, CC)),
(MV (!cast<Instruction>(Instr#_S) sFPR32Op:$rs1, sFPR32Op:$rs2))>;
let Predicates = [HasFPUv2_DF] in
def : Pat<(i32 (setcc sFPR64Op:$rs1, sFPR64Op:$rs2, CC)),
(MV (!cast<Instruction>(Instr#_D) sFPR64Op:$rs1, sFPR64Op:$rs2))>;
}
multiclass BRCond_Bin_SWAP<CondCode CC, string Instr, Instruction Br, Instruction MV> {
let Predicates = [HasFPUv2_SF] in
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, sFPR32Op:$rs2, CC)), bb:$imm16),
(Br (!cast<Instruction>(Instr#_S) sFPR32Op:$rs2, sFPR32Op:$rs1), bb:$imm16)>;
let Predicates = [HasFPUv2_DF] in
def : Pat<(brcond (i32 (setcc sFPR64Op:$rs1, sFPR64Op:$rs2, CC)), bb:$imm16),
(Br (!cast<Instruction>(Instr#_D) sFPR64Op:$rs2, sFPR64Op:$rs1), bb:$imm16)>;
let Predicates = [HasFPUv2_SF] in
def : Pat<(i32 (setcc sFPR32Op:$rs1, sFPR32Op:$rs2, CC)),
(MV (!cast<Instruction>(Instr#_S) sFPR32Op:$rs2, sFPR32Op:$rs1))>;
let Predicates = [HasFPUv2_DF] in
def : Pat<(i32 (setcc sFPR64Op:$rs1, sFPR64Op:$rs2, CC)),
(MV (!cast<Instruction>(Instr#_D) sFPR64Op:$rs2, sFPR64Op:$rs1))>;
}
// inverse (order && compare) to (unorder || inverse(compare))
defm : BRCond_Bin<SETUNE, "FCMPNE", BT32, MVC32>;
defm : BRCond_Bin<SETOEQ, "FCMPNE", BF32, MVCV32>;
defm : BRCond_Bin<SETOGE, "FCMPHS", BT32, MVC32>;
defm : BRCond_Bin<SETOLT, "FCMPLT", BT32, MVC32>;
defm : BRCond_Bin<SETUO, "FCMPUO", BT32, MVC32>;
defm : BRCond_Bin<SETO, "FCMPUO", BF32, MVCV32>;
defm : BRCond_Bin_SWAP<SETOGT, "FCMPLT", BT32, MVC32>;
defm : BRCond_Bin_SWAP<SETOLE, "FCMPHS", BT32, MVC32>;
defm : BRCond_Bin<SETNE, "FCMPNE", BT32, MVC32>;
defm : BRCond_Bin<SETEQ, "FCMPNE", BF32, MVCV32>;
defm : BRCond_Bin<SETGE, "FCMPHS", BT32, MVC32>;
defm : BRCond_Bin<SETLT, "FCMPLT", BT32, MVC32>;
defm : BRCond_Bin_SWAP<SETGT, "FCMPLT", BT32, MVC32>;
defm : BRCond_Bin_SWAP<SETLE, "FCMPHS", BT32, MVC32>;
// -----------
let Predicates = [HasFPUv2_SF] in {
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm0, SETOGE)), bb:$imm16),
(BT32 (FCMPZHS_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm0, SETOGE)),
(MVC32 (FCMPZHS_S sFPR32Op:$rs1))>;
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm0, SETOLT)), bb:$imm16),
(BF32 (FCMPZHS_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm0, SETOLT)),
(MVCV32 (FCMPZHS_S sFPR32Op:$rs1))>;
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm0, SETOLE)), bb:$imm16),
(BT32 (FCMPZLS_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm0, SETOLE)),
(MVC32 (FCMPZLS_S sFPR32Op:$rs1))>;
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm0, SETOGT)), bb:$imm16),
(BF32 (FCMPZLS_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm0, SETOGT)),
(MVCV32 (FCMPZLS_S sFPR32Op:$rs1))>;
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm0, SETUNE)), bb:$imm16),
(BT32 (FCMPZNE_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm0, SETUNE)),
(MVC32 (FCMPZNE_S sFPR32Op:$rs1))>;
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm0, SETOEQ)), bb:$imm16),
(BF32 (FCMPZNE_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm0, SETOEQ)),
(MVCV32 (FCMPZNE_S sFPR32Op:$rs1))>;
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm, SETUO)), bb:$imm16),
(BT32 (FCMPZUO_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm, SETUO)),
(MVC32 (FCMPZUO_S sFPR32Op:$rs1))>;
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm, SETO)), bb:$imm16),
(BF32 (FCMPZUO_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm, SETO)),
(MVCV32 (FCMPZUO_S sFPR32Op:$rs1))>;
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm0, SETGE)), bb:$imm16),
(BT32 (FCMPZHS_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm0, SETGE)),
(MVC32 (FCMPZHS_S sFPR32Op:$rs1))>;
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm0, SETLT)), bb:$imm16),
(BF32 (FCMPZHS_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm0, SETLT)),
(MVCV32 (FCMPZHS_S sFPR32Op:$rs1))>;
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm0, SETLE)), bb:$imm16),
(BT32 (FCMPZLS_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm0, SETLE)),
(MVC32 (FCMPZLS_S sFPR32Op:$rs1))>;
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm0, SETGT)), bb:$imm16),
(BF32 (FCMPZLS_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm0, SETGT)),
(MVCV32 (FCMPZLS_S sFPR32Op:$rs1))>;
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm0, SETNE)), bb:$imm16),
(BT32 (FCMPZNE_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm0, SETNE)),
(MVC32 (FCMPZNE_S sFPR32Op:$rs1))>;
def : Pat<(brcond (i32 (setcc sFPR32Op:$rs1, fpimm0, SETEQ)), bb:$imm16),
(BF32 (FCMPZNE_S sFPR32Op:$rs1), bb:$imm16)>;
def : Pat<(i32 (setcc sFPR32Op:$rs1, fpimm0, SETEQ)),
(MVCV32 (FCMPZNE_S sFPR32Op:$rs1))>;
}
let usesCustomInserter = 1 in {
let Predicates = [HasFPUv2_SF] in
def FSELS : CSKYPseudo<(outs sFPR32Op:$dst), (ins CARRY:$cond, sFPR32Op:$src1, sFPR32Op:$src2),
"!fsels\t$dst, $src1, src2", [(set sFPR32Op:$dst, (select CARRY:$cond, sFPR32Op:$src1, sFPR32Op:$src2))]>;
let Predicates = [HasFPUv2_DF] in
def FSELD : CSKYPseudo<(outs sFPR64Op:$dst), (ins CARRY:$cond, sFPR64Op:$src1, sFPR64Op:$src2),
"!fseld\t$dst, $src1, src2", [(set sFPR64Op:$dst, (select CARRY:$cond, sFPR64Op:$src1, sFPR64Op:$src2))]>;
}