-
Notifications
You must be signed in to change notification settings - Fork 140
/
Copy pathOMRMachine.hpp
157 lines (134 loc) · 4.76 KB
/
OMRMachine.hpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
/*******************************************************************************
* Copyright IBM Corp. and others 2000
*
* This program and the accompanying materials are made available under
* the terms of the Eclipse Public License 2.0 which accompanies this
* distribution and is available at https://www.eclipse.org/legal/epl-2.0/
* or the Apache License, Version 2.0 which accompanies this distribution
* and is available at https://www.apache.org/licenses/LICENSE-2.0.
*
* This Source Code may also be made available under the following Secondary
* Licenses when the conditions for such availability set forth in the
* Eclipse Public License, v. 2.0 are satisfied: GNU General Public License,
* version 2 with the GNU Classpath Exception [1] and GNU General Public
* License, version 2 with the OpenJDK Assembly Exception [2].
*
* [1] https://www.gnu.org/software/classpath/license.html
* [2] https://openjdk.org/legal/assembly-exception.html
*
* SPDX-License-Identifier: EPL-2.0 OR Apache-2.0 OR GPL-2.0-only WITH Classpath-exception-2.0 OR GPL-2.0-only WITH OpenJDK-assembly-exception-1.0
*******************************************************************************/
#ifndef OMR_MACHINE_INCL
#define OMR_MACHINE_INCL
/*
* The following #define and typedef must appear before any #includes in this file
*/
#ifndef OMR_MACHINE_CONNECTOR
#define OMR_MACHINE_CONNECTOR
namespace OMR { class Machine; }
namespace OMR { typedef OMR::Machine MachineConnector; }
#endif
#include <stddef.h>
#include <stdint.h>
#include "codegen/RegisterConstants.hpp"
#include "codegen/RealRegister.hpp"
#include "env/TRMemory.hpp"
#include "infra/Annotations.hpp"
namespace TR { class CodeGenerator; }
namespace TR { class Machine; }
namespace OMR
{
class OMR_EXTENSIBLE Machine
{
int16_t numLockedGPRs;
int16_t numLockedFPRs;
int16_t numLockedVRFs;
public:
TR_ALLOC(TR_Memory::Machine)
Machine(TR::CodeGenerator *cg)
:
_cg(cg),
numLockedGPRs(-1),
numLockedFPRs(-1),
numLockedVRFs(-1)
{
}
inline TR::Machine * self();
/**
* @brief Converts RegNum to RealRegister
* @param[in] regNum : register number
* @return RealRegister for specified register number
*/
TR::RealRegister *getRealRegister(TR::RealRegister::RegNum regNum)
{
return _registerFile[regNum];
}
/**
* \return : the cached TR::CodeGenerator object
*/
TR::CodeGenerator *cg() {return _cg;}
/** \brief
* Sets the number of locked registers of a specific register kind for use as a cache lookup.
*
* \param kind
* The register kind to count.
*
* \param numLocked
* The number of registers of the respective kind that are in the locked state.
*
* \return
* The number of registers of the respective kind that are in the locked state.
*/
int16_t setNumberOfLockedRegisters(TR_RegisterKinds kind, int16_t numLocked)
{
TR_ASSERT(numLocked >= 0, "Expecting number of locked registers to be >= 0");
switch (kind)
{
case TR_GPR: numLockedGPRs = numLocked; return numLockedGPRs;
case TR_FPR: numLockedFPRs = numLocked; return numLockedFPRs;
case TR_VRF: numLockedVRFs = numLocked; return numLockedVRFs;
default:
TR_ASSERT_FATAL(false, "Unknown register kind");
return -1;
}
}
/** \brief
* Gets the number of locked registers of a specific register kind.
*
* \param kind
* The register kind to count.
*
* \return
* The number of registers of the respective kind that are in the locked state.
*/
int16_t getNumberOfLockedRegisters(TR_RegisterKinds kind)
{
switch (kind)
{
case TR_GPR: TR_ASSERT(numLockedGPRs >= 0, "Expecting number of locked registers to be >= 0"); return numLockedGPRs;
case TR_FPR: TR_ASSERT(numLockedFPRs >= 0, "Expecting number of locked registers to be >= 0"); return numLockedFPRs;
case TR_VRF: TR_ASSERT(numLockedVRFs >= 0, "Expecting number of locked registers to be >= 0"); return numLockedVRFs;
default:
TR_ASSERT_FATAL(false, "Unknown register kind");
return -1;
}
}
/**
* \brief Retrieve a pointer to the register file
*/
TR::RealRegister **registerFile() { return _registerFile; }
/**
* \brief Retrieves the TR::RealRegister object for the given real register
*
* \param[in] rn : the desired real register
*
* \return : the desired TR::RealRegister object
*/
TR::RealRegister *realRegister(TR::RealRegister::RegNum rn) { return _registerFile[rn]; }
private:
TR::CodeGenerator *_cg;
protected:
TR::RealRegister *_registerFile[TR::RealRegister::NumRegisters];
};
}
#endif