Skip to content

Commit 390b1f8

Browse files
facchinmpennam
authored andcommitted
wip: video out for Giga
1 parent e233ae0 commit 390b1f8

File tree

11 files changed

+568
-415
lines changed

11 files changed

+568
-415
lines changed

libraries/Portenta_SDRAM/src/ram_internal.c

Lines changed: 6 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -43,12 +43,17 @@ static HAL_StatusTypeDef FMC_SDRAM_Clock_Config(void)
4343
RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
4444
RCC_PeriphCLKInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
4545
RCC_PeriphCLKInitStruct.PLL2.PLL2RGE = RCC_PLL1VCIRANGE_2;
46+
#ifdef ARDUINO_GIGA
47+
RCC_PeriphCLKInitStruct.PLL2.PLL2M = 3;
48+
RCC_PeriphCLKInitStruct.PLL2.PLL2N = 120;
49+
#else
4650
RCC_PeriphCLKInitStruct.PLL2.PLL2M = 5;
4751
RCC_PeriphCLKInitStruct.PLL2.PLL2N = 160;
52+
#endif
4853
RCC_PeriphCLKInitStruct.PLL2.PLL2FRACN = 0;
4954
RCC_PeriphCLKInitStruct.PLL2.PLL2P = 2;
5055
RCC_PeriphCLKInitStruct.PLL2.PLL2R = 4;
51-
RCC_PeriphCLKInitStruct.PLL2.PLL2Q = 4;
56+
RCC_PeriphCLKInitStruct.PLL2.PLL2Q = 3;
5257
RCC_PeriphCLKInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
5358
return HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
5459
}
Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1 +1,2 @@
1-
#include "anx7625.h"
1+
#include "anx7625.h"
2+
#include "dsi.h"

0 commit comments

Comments
 (0)