Skip to content
View Slipstream45's full-sized avatar
🙂
Understanding new stuff each day
🙂
Understanding new stuff each day
2 followers · 15 following
  • India
  • 19:29 (UTC +05:30)

Block or report Slipstream45

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

1 star written in Verilog
Clear filter

rj45 / rj32

A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.

Verilog 125 18 Updated Sep 24, 2022