-
Notifications
You must be signed in to change notification settings - Fork 1.5k
/
Copy pathztrsm_kernel_RT_1x4.S
2132 lines (1773 loc) · 40.5 KB
/
ztrsm_kernel_RT_1x4.S
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*********************************************************************/
/* Copyright 2005-2010 The University of Texas at Austin. */
/* All rights reserved. */
/* */
/* Redistribution and use in source and binary forms, with or */
/* without modification, are permitted provided that the following */
/* conditions are met: */
/* */
/* 1. Redistributions of source code must retain the above */
/* copyright notice, this list of conditions and the following */
/* disclaimer. */
/* */
/* 2. Redistributions in binary form must reproduce the above */
/* copyright notice, this list of conditions and the following */
/* disclaimer in the documentation and/or other materials */
/* provided with the distribution. */
/* */
/* THIS SOFTWARE IS PROVIDED BY THE UNIVERSITY OF TEXAS AT */
/* AUSTIN ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, */
/* INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */
/* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE */
/* DISCLAIMED. IN NO EVENT SHALL THE UNIVERSITY OF TEXAS AT */
/* AUSTIN OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, */
/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES */
/* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE */
/* GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR */
/* BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF */
/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT */
/* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT */
/* OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE */
/* POSSIBILITY OF SUCH DAMAGE. */
/* */
/* The views and conclusions contained in the software and */
/* documentation are those of the authors and should not be */
/* interpreted as representing official policies, either expressed */
/* or implied, of The University of Texas at Austin. */
/*********************************************************************/
#define ASSEMBLER
#include "common.h"
#define APREFETCHSIZE 24
#define APREFETCH_CATEGORY 0
#define M %i0
#define N %i1
#define K %i2
#define A %i5
#define B %i3
#define C %i4
#define LDC %o0
#define AO %o1
#define BO %o2
#define I %o3
#define J %o4
#define L %o5
#define C1 %l0
#define C2 %l1
#define C3 %l2
#define C4 %l3
#define OFFSET %l4
#define KK %l5
#define TEMP1 %l6
#define TEMP2 %l7
#define AORIG %o7
#ifdef DOUBLE
#define c01 %f0
#define c02 %f2
#define c03 %f4
#define c04 %f6
#define c05 %f8
#define c06 %f10
#define c07 %f12
#define c08 %f14
#define c09 %f16
#define c10 %f18
#define c11 %f20
#define c12 %f22
#define c13 %f24
#define c14 %f26
#define c15 %f28
#define c16 %f30
#define a1 %f32
#define a2 %f34
#define a3 %f36
#define a4 %f38
#define a5 %f40
#define b1 %f42
#define b2 %f44
#define b3 %f46
#define b4 %f48
#define b5 %f50
#define b6 %f52
#define b7 %f54
#define b8 %f56
#define b9 %f58
#define cc01 0
#define cc02 2
#define cc03 4
#define cc04 6
#define cc05 8
#define cc06 10
#define cc07 12
#define cc08 14
#define cc09 16
#define cc10 18
#define cc11 20
#define cc12 22
#define cc13 24
#define cc14 26
#define cc15 28
#define cc16 30
#define aa1 1
#define aa2 3
#define aa3 5
#define aa4 7
#define aa5 9
#define bb1 11
#define bb2 13
#define bb3 15
#define bb4 17
#define bb5 19
#define bb6 21
#define bb7 23
#define bb8 25
#define bb9 27
#else
#define c01 %f0
#define c02 %f1
#define c03 %f2
#define c04 %f3
#define c05 %f4
#define c06 %f5
#define c07 %f6
#define c08 %f7
#define c09 %f8
#define c10 %f9
#define c11 %f10
#define c12 %f11
#define c13 %f12
#define c14 %f13
#define c15 %f14
#define c16 %f15
#define a1 %f16
#define a2 %f17
#define a3 %f18
#define a4 %f19
#define a5 %f20
#define b1 %f21
#define b2 %f22
#define b3 %f23
#define b4 %f24
#define b5 %f25
#define b6 %f26
#define b7 %f27
#define b8 %f28
#define b9 %f29
#define cc01 0
#define cc02 1
#define cc03 2
#define cc04 3
#define cc05 4
#define cc06 5
#define cc07 6
#define cc08 7
#define cc09 8
#define cc10 9
#define cc11 10
#define cc12 11
#define cc13 12
#define cc14 13
#define cc15 14
#define cc16 15
#define aa1 16
#define aa2 17
#define aa3 18
#define aa4 19
#define aa5 20
#define bb1 21
#define bb2 22
#define bb3 23
#define bb4 24
#define bb5 25
#define bb6 26
#define bb7 27
#define bb8 28
#define bb9 29
#endif
#ifndef CONJ
#define FMADD1 FMADD
#define FMADD2 FMADD
#define FMADD3 FMADD
#define FMADD4 FNMSUB
#else
#if defined(LN) || defined(LT)
#define FMADD1 FMADD
#define FMADD2 FNMSUB
#define FMADD3 FMADD
#define FMADD4 FMADD
#endif
#if defined(RN) || defined(RT)
#define FMADD1 FMADD
#define FMADD2 FMADD
#define FMADD3 FNMSUB
#define FMADD4 FMADD
#endif
#endif
.register %g2, #scratch
.register %g3, #scratch
PROLOGUE
SAVESP
#ifndef __64BIT__
#ifdef DOUBLE
ld [%sp + STACK_START + 32], A
ld [%sp + STACK_START + 36], B
ld [%sp + STACK_START + 40], C
ld [%sp + STACK_START + 44], LDC
ld [%sp + STACK_START + 48], OFFSET
#else
ld [%sp + STACK_START + 28], B
ld [%sp + STACK_START + 32], C
ld [%sp + STACK_START + 36], LDC
ld [%sp + STACK_START + 40], OFFSET
#endif
#else
ldx [%sp + STACK_START + 56], B
ldx [%sp + STACK_START + 64], C
ldx [%sp + STACK_START + 72], LDC
ldx [%sp + STACK_START + 80], OFFSET
#endif
cmp M, 0
ble,pn %icc, .LL999
nop
sll LDC, ZBASE_SHIFT, LDC
#ifdef LN
smul M, K, TEMP1
sll TEMP1, ZBASE_SHIFT, TEMP1
add A, TEMP1, A
sll M, ZBASE_SHIFT, TEMP1
add C, TEMP1, C
#endif
#ifdef RN
neg OFFSET, KK
#endif
#ifdef RT
smul N, K, TEMP1
sll TEMP1, ZBASE_SHIFT, TEMP1
add B, TEMP1, B
smul N, LDC, TEMP1
add C, TEMP1, C
sub N, OFFSET, KK
#endif
and N, 1, J
cmp J, 0
ble,pn %icc, .LL20
nop
#ifdef RT
sll K, ZBASE_SHIFT, TEMP1
sub B, TEMP1, B
#endif
#ifndef RT
mov C, C1
add C, LDC, C
#else
sub C, LDC, C1
sub C, LDC, C
#endif
#ifdef LN
add M, OFFSET, KK
#endif
#ifdef LT
mov OFFSET, KK
#endif
#if defined(LN) || defined(RT)
mov A, AORIG
#else
mov A, AO
#endif
mov M, I
.align 4
.LL32:
#if defined(LT) || defined(RN)
mov B, BO
#else
#ifdef LN
sll K, ZBASE_SHIFT, TEMP1
sub AORIG, TEMP1, AORIG
#endif
sll KK, ZBASE_SHIFT + 0, TEMP1
add AORIG, TEMP1, AO
add B, TEMP1, BO
#endif
LDF [AO + 0 * SIZE], a1
LDF [AO + 1 * SIZE], a2
LDF [AO + 2 * SIZE], a3
LDF [AO + 3 * SIZE], a4
LDF [BO + 0 * SIZE], b1
LDF [BO + 1 * SIZE], b2
LDF [BO + 2 * SIZE], b3
FCLR (cc01)
LDF [BO + 3 * SIZE], b4
FCLR (cc02)
LDF [BO + 4 * SIZE], b5
FCLR (cc03)
LDF [BO + 5 * SIZE], b6
FCLR (cc04)
LDF [BO + 6 * SIZE], b7
FCLR (cc05)
LDF [BO + 7 * SIZE], b8
FCLR (cc06)
prefetch [C1 + 2 * SIZE], 3
FCLR (cc07)
#if defined(LT) || defined(RN)
sra KK, 2, L
#else
sub K, KK, L
sra L, 2, L
#endif
cmp L, 0
ble,pn %icc, .LL35
FCLR (cc08)
.align 4
.LL33:
FMADD1 (aa1, bb1, cc01, cc01)
prefetch [AO + (APREFETCHSIZE + 0) * SIZE], APREFETCH_CATEGORY
FMADD2 (aa2, bb1, cc02, cc02)
LDF [BO + 8 * SIZE], b1
FMADD3 (aa1, bb2, cc03, cc03)
LDF [AO + 4 * SIZE], a1
FMADD4 (aa2, bb2, cc04, cc04)
LDF [AO + 5 * SIZE], a2
FMADD1 (aa3, bb3, cc01, cc01)
LDF [BO + 9 * SIZE], b2
FMADD2 (aa4, bb3, cc02, cc02)
LDF [BO + 10 * SIZE], b3
FMADD3 (aa3, bb4, cc03, cc03)
LDF [AO + 6 * SIZE], a3
FMADD4 (aa4, bb4, cc04, cc04)
LDF [AO + 7 * SIZE], a4
FMADD1 (aa1, bb5, cc01, cc01)
LDF [BO + 11 * SIZE], b4
FMADD2 (aa2, bb5, cc02, cc02)
LDF [BO + 12 * SIZE], b5
FMADD3 (aa1, bb6, cc03, cc03)
LDF [AO + 8 * SIZE], a1
FMADD4 (aa2, bb6, cc04, cc04)
LDF [AO + 9 * SIZE], a2
FMADD1 (aa3, bb7, cc01, cc01)
LDF [BO + 13 * SIZE], b6
FMADD2 (aa4, bb7, cc02, cc02)
LDF [BO + 14 * SIZE], b7
FMADD3 (aa3, bb8, cc03, cc03)
LDF [AO + 10 * SIZE], a3
FMADD4 (aa4, bb8, cc04, cc04)
LDF [AO + 11 * SIZE], a4
add AO, 8 * SIZE, AO
add L, -1, L
add BO, 8 * SIZE, BO
cmp L, 0
bg,pt %icc, .LL33
LDF [BO + 7 * SIZE], b8
.align 4
.LL35:
#if defined(LT) || defined(RN)
and KK, 3, L
#else
sub K, KK, L
and L, 3, L
#endif
cmp L, 0
ble,a,pn %icc, .LL38
nop
.align 4
.LL37:
FMADD1 (aa1, bb1, cc01, cc01)
add L, -1, L
FMADD2 (aa2, bb1, cc02, cc02)
LDF [BO + 2 * SIZE], b1
FMADD3 (aa1, bb2, cc03, cc03)
LDF [AO + 2 * SIZE], a1
FMADD4 (aa2, bb2, cc04, cc04)
LDF [AO + 3 * SIZE], a2
add AO, 2 * SIZE, AO
cmp L, 0
add BO, 2 * SIZE, BO
bg,pt %icc, .LL37
LDF [BO + 1 * SIZE], b2
.align 4
.LL38:
FADD c01, c04, c01
FADD c02, c03, c02
#if defined(LN) || defined(RT)
sub KK, 1, TEMP1
sll TEMP1, ZBASE_SHIFT, TEMP1
add AORIG, TEMP1, AO
add B, TEMP1, BO
#endif
#if defined(LN) || defined(LT)
LDF [BO + 0 * SIZE], a1
LDF [BO + 1 * SIZE], a2
#else
LDF [AO + 0 * SIZE], a1
LDF [AO + 1 * SIZE], a2
#endif
FSUB a1, c01, c01
FSUB a2, c02, c02
#if defined(LN) || defined(LT)
LDF [AO + 0 * SIZE], a1
LDF [AO + 1 * SIZE], a2
#else
LDF [BO + 0 * SIZE], a1
LDF [BO + 1 * SIZE], a2
#endif
FMUL a1, c01, b1
FMUL a2, c01, b2
#ifndef CONJ
FNMSUB (aa2, cc02, bb1, cc01)
FMADD (aa1, cc02, bb2, cc02)
#else
FMADD (aa2, cc02, bb1, cc01)
FMSUB (aa1, cc02, bb2, cc02)
#endif
#ifdef LN
add C1, -2 * SIZE, C1
#endif
#if defined(LN) || defined(LT)
STF c01, [BO + 0 * SIZE]
STF c02, [BO + 1 * SIZE]
#else
STF c01, [AO + 0 * SIZE]
STF c02, [AO + 1 * SIZE]
#endif
STF c01, [C1 + 0 * SIZE]
STF c02, [C1 + 1 * SIZE]
#ifndef LN
add C1, 2 * SIZE, C1
#endif
#ifdef RT
sll K, ZBASE_SHIFT, TEMP1
add AORIG, TEMP1, AORIG
#endif
#if defined(LT) || defined(RN)
sub K, KK, TEMP1
sll TEMP1, ZBASE_SHIFT, TEMP1
add AO, TEMP1, AO
add BO, TEMP1, BO
#endif
#ifdef LT
add KK, 1, KK
#endif
#ifdef LN
sub KK, 1, KK
#endif
add I, -1, I
cmp I, 0
bg,pt %icc, .LL32
nop
#ifdef LN
sll K, ZBASE_SHIFT, TEMP1
add B, TEMP1, B
#endif
#if defined(LT) || defined(RN)
mov BO, B
#endif
#ifdef RN
add KK, 1, KK
#endif
#ifdef RT
sub KK, 1, KK
#endif
.align 4
.LL20:
and N, 2, J
cmp J, 0
ble,pn %icc, .LL30
nop
#ifdef RT
sll K, ZBASE_SHIFT + 1, TEMP1
sub B, TEMP1, B
#endif
#ifndef RT
mov C, C1
add C, LDC, C2
add C2, LDC, C
#else
sub C, LDC, C2
sub C2, LDC, C1
sub C2, LDC, C
#endif
#ifdef LN
add M, OFFSET, KK
#endif
#ifdef LT
mov OFFSET, KK
#endif
#if defined(LN) || defined(RT)
mov A, AORIG
#else
mov A, AO
#endif
mov M, I
.align 4
.LL22:
#if defined(LT) || defined(RN)
mov B, BO
#else
#ifdef LN
sll K, ZBASE_SHIFT, TEMP1
sub AORIG, TEMP1, AORIG
#endif
sll KK, ZBASE_SHIFT + 0, TEMP1
sll KK, ZBASE_SHIFT + 1, TEMP2
add AORIG, TEMP1, AO
add B, TEMP2, BO
#endif
LDF [AO + 0 * SIZE], a1
LDF [AO + 1 * SIZE], a2
LDF [BO + 0 * SIZE], b1
LDF [BO + 1 * SIZE], b2
LDF [BO + 2 * SIZE], b3
LDF [BO + 3 * SIZE], b4
LDF [BO + 4 * SIZE], b5
FCLR (cc01)
LDF [BO + 5 * SIZE], b6
FCLR (cc02)
LDF [BO + 6 * SIZE], b7
FCLR (cc03)
LDF [BO + 7 * SIZE], b8
FCLR (cc04)
LDF [BO + 8 * SIZE], b9
FCLR (cc05)
prefetch [C1 + 2 * SIZE], 3
FCLR (cc06)
prefetch [C2 + 2 * SIZE], 3
FCLR (cc07)
#if defined(LT) || defined(RN)
sra KK, 2, L
#else
sub K, KK, L
sra L, 2, L
#endif
cmp L, 0
ble,pn %icc, .LL25
FCLR (cc08)
.align 4
.LL23:
FMADD1 (aa1, bb1, cc01, cc01)
LDF [AO + 2 * SIZE], a3
FMADD2 (aa2, bb1, cc02, cc02)
LDF [AO + 3 * SIZE], a4
FMADD3 (aa1, bb2, cc03, cc03)
LDF [BO + 16 * SIZE], b1
FMADD4 (aa2, bb2, cc04, cc04)
LDF [BO + 9 * SIZE], b2
FMADD1 (aa1, bb3, cc05, cc05)
prefetch [AO + (APREFETCHSIZE + 0) * SIZE], APREFETCH_CATEGORY
FMADD2 (aa2, bb3, cc06, cc06)
add L, -1, L
FMADD3 (aa1, bb4, cc07, cc07)
LDF [BO + 10 * SIZE], b3
FMADD4 (aa2, bb4, cc08, cc08)
LDF [BO + 11 * SIZE], b4
FMADD1 (aa3, bb5, cc01, cc01)
LDF [AO + 4 * SIZE], a1
FMADD2 (aa4, bb5, cc02, cc02)
LDF [AO + 5 * SIZE], a2
FMADD3 (aa3, bb6, cc03, cc03)
LDF [BO + 12 * SIZE], b5
FMADD4 (aa4, bb6, cc04, cc04)
LDF [BO + 13 * SIZE], b6
FMADD1 (aa3, bb7, cc05, cc05)
cmp L, 0
FMADD2 (aa4, bb7, cc06, cc06)
add AO, 8 * SIZE, AO
FMADD3 (aa3, bb8, cc07, cc07)
LDF [BO + 14 * SIZE], b7
FMADD4 (aa4, bb8, cc08, cc08)
LDF [BO + 15 * SIZE], b8
FMADD1 (aa1, bb9, cc01, cc01)
LDF [AO - 2 * SIZE], a3
FMADD2 (aa2, bb9, cc02, cc02)
LDF [AO - 1 * SIZE], a4
FMADD3 (aa1, bb2, cc03, cc03)
LDF [BO + 24 * SIZE], b9
FMADD4 (aa2, bb2, cc04, cc04)
LDF [BO + 17 * SIZE], b2
FMADD1 (aa1, bb3, cc05, cc05)
add BO, 16 * SIZE, BO
FMADD2 (aa2, bb3, cc06, cc06)
nop
FMADD3 (aa1, bb4, cc07, cc07)
LDF [BO + 2 * SIZE], b3
FMADD4 (aa2, bb4, cc08, cc08)
LDF [BO + 3 * SIZE], b4
FMADD1 (aa3, bb5, cc01, cc01)
LDF [AO + 0 * SIZE], a1
FMADD2 (aa4, bb5, cc02, cc02)
LDF [AO + 1 * SIZE], a2
FMADD3 (aa3, bb6, cc03, cc03)
LDF [BO + 4 * SIZE], b5
FMADD4 (aa4, bb6, cc04, cc04)
LDF [BO + 5 * SIZE], b6
FMADD1 (aa3, bb7, cc05, cc05)
nop
FMADD2 (aa4, bb7, cc06, cc06)
LDF [BO + 6 * SIZE], b7
FMADD3 (aa3, bb8, cc07, cc07)
FMADD4 (aa4, bb8, cc08, cc08)
bg,pt %icc, .LL23
LDF [BO + 7 * SIZE], b8
.align 4
.LL25:
#if defined(LT) || defined(RN)
and KK, 3, L
#else
sub K, KK, L
and L, 3, L
#endif
cmp L, 0
ble,a,pn %icc, .LL28
nop
.align 4
.LL27:
FMADD1 (aa1, bb1, cc01, cc01)
add L, -1, L
FMADD2 (aa2, bb1, cc02, cc02)
LDF [BO + 4 * SIZE], b1
FMADD3 (aa1, bb2, cc03, cc03)
add AO, 2 * SIZE, AO
FMADD4 (aa2, bb2, cc04, cc04)
LDF [BO + 5 * SIZE], b2
FMADD1 (aa1, bb3, cc05, cc05)
cmp L, 0
FMADD2 (aa2, bb3, cc06, cc06)
LDF [BO + 6 * SIZE], b3
FMADD3 (aa1, bb4, cc07, cc07)
LDF [AO + 0 * SIZE], a1
FMADD4 (aa2, bb4, cc08, cc08)
LDF [AO + 1 * SIZE], a2
LDF [BO + 7 * SIZE], b4
bg,pt %icc, .LL27
add BO, 4 * SIZE, BO
.align 4
.LL28:
FADD c01, c04, c01
FADD c02, c03, c02
FADD c05, c08, c05
FADD c06, c07, c06
#if defined(LN) || defined(RT)
#ifdef LN
sub KK, 1, TEMP1
#else
sub KK, 2, TEMP1
#endif
sll TEMP1, ZBASE_SHIFT + 0, TEMP2
sll TEMP1, ZBASE_SHIFT + 1, TEMP1
add AORIG, TEMP2, AO
add B, TEMP1, BO
#endif
#if defined(LN) || defined(LT)
LDF [BO + 0 * SIZE], a1
LDF [BO + 1 * SIZE], a2
LDF [BO + 2 * SIZE], a3
LDF [BO + 3 * SIZE], a4
#else
LDF [AO + 0 * SIZE], a1
LDF [AO + 1 * SIZE], a2
LDF [AO + 2 * SIZE], a3
LDF [AO + 3 * SIZE], a4
#endif
FSUB a1, c01, c01
FSUB a2, c02, c02
FSUB a3, c05, c05
FSUB a4, c06, c06
#if defined(LN) || defined(LT)
LDF [AO + 0 * SIZE], a1
LDF [AO + 1 * SIZE], a2
FMUL a1, c01, b1
FMUL a2, c01, b2
FMUL a1, c05, b3
FMUL a2, c05, b4
#ifndef CONJ
FNMSUB (aa2, cc02, bb1, cc01)
FMADD (aa1, cc02, bb2, cc02)
FNMSUB (aa2, cc06, bb3, cc05)
FMADD (aa1, cc06, bb4, cc06)
#else
FMADD (aa2, cc02, bb1, cc01)
FMSUB (aa1, cc02, bb2, cc02)
FMADD (aa2, cc06, bb3, cc05)
FMSUB (aa1, cc06, bb4, cc06)
#endif
#endif
#ifdef RN
LDF [BO + 0 * SIZE], b1
LDF [BO + 1 * SIZE], b2
LDF [BO + 2 * SIZE], b3
LDF [BO + 3 * SIZE], b4
FMUL b1, c01, a1
FMUL b2, c01, a2
#ifndef CONJ
FNMSUB (bb2, cc02, aa1, cc01)
FMADD (bb1, cc02, aa2, cc02)
#else
FMADD (bb2, cc02, aa1, cc01)
FMSUB (bb1, cc02, aa2, cc02)
#endif
FNMSUB (bb3, cc01, cc05, cc05)
FNMSUB (bb3, cc02, cc06, cc06)
#ifndef CONJ
FMADD (bb4, cc02, cc05, cc05)
FNMSUB (bb4, cc01, cc06, cc06)
#else
FNMSUB (bb4, cc02, cc05, cc05)
FMADD (bb4, cc01, cc06, cc06)
#endif
LDF [BO + 6 * SIZE], b1
LDF [BO + 7 * SIZE], b2
FMUL b1, c05, a1
FMUL b2, c05, a2
#ifndef CONJ
FNMSUB (bb2, cc06, aa1, cc05)
FMADD (bb1, cc06, aa2, cc06)
#else
FMADD (bb2, cc06, aa1, cc05)
FMSUB (bb1, cc06, aa2, cc06)
#endif
#endif
#ifdef RT
LDF [BO + 6 * SIZE], b1
LDF [BO + 7 * SIZE], b2
LDF [BO + 4 * SIZE], b3
LDF [BO + 5 * SIZE], b4
FMUL b1, c05, a1
FMUL b2, c05, a2
#ifndef CONJ
FNMSUB (bb2, cc06, aa1, cc05)
FMADD (bb1, cc06, aa2, cc06)
#else
FMADD (bb2, cc06, aa1, cc05)
FMSUB (bb1, cc06, aa2, cc06)
#endif
FNMSUB (bb3, cc05, cc01, cc01)
FNMSUB (bb3, cc06, cc02, cc02)
#ifndef CONJ
FMADD (bb4, cc06, cc01, cc01)
FNMSUB (bb4, cc05, cc02, cc02)
#else
FNMSUB (bb4, cc06, cc01, cc01)
FMADD (bb4, cc05, cc02, cc02)
#endif
LDF [BO + 0 * SIZE], b1
LDF [BO + 1 * SIZE], b2
FMUL b1, c01, a1
FMUL b2, c01, a2
#ifndef CONJ
FNMSUB (bb2, cc02, aa1, cc01)
FMADD (bb1, cc02, aa2, cc02)
#else
FMADD (bb2, cc02, aa1, cc01)
FMSUB (bb1, cc02, aa2, cc02)
#endif
#endif
#ifdef LN
add C1, -2 * SIZE, C1
add C2, -2 * SIZE, C2
#endif
#if defined(LN) || defined(LT)
STF c01, [BO + 0 * SIZE]
STF c02, [BO + 1 * SIZE]
STF c05, [BO + 2 * SIZE]
STF c06, [BO + 3 * SIZE]
#else
STF c01, [AO + 0 * SIZE]
STF c02, [AO + 1 * SIZE]
STF c05, [AO + 2 * SIZE]
STF c06, [AO + 3 * SIZE]
#endif
STF c01, [C1 + 0 * SIZE]
STF c02, [C1 + 1 * SIZE]
STF c05, [C2 + 0 * SIZE]
STF c06, [C2 + 1 * SIZE]
#ifndef LN
add C1, 2 * SIZE, C1
add C2, 2 * SIZE, C2
#endif
#ifdef RT
sll K, ZBASE_SHIFT, TEMP1
add AORIG, TEMP1, AORIG
#endif
#if defined(LT) || defined(RN)
sub K, KK, TEMP1
sll TEMP1, ZBASE_SHIFT + 0, TEMP2
sll TEMP1, ZBASE_SHIFT + 1, TEMP1
add AO, TEMP2, AO
add BO, TEMP1, BO
#endif
#ifdef LT
add KK, 1, KK
#endif
#ifdef LN
sub KK, 1, KK
#endif
add I, -1, I
cmp I, 0
bg,pt %icc, .LL22
nop
#ifdef LN
sll K, ZBASE_SHIFT + 1, TEMP1
add B, TEMP1, B
#endif
#if defined(LT) || defined(RN)
mov BO, B
#endif
#ifdef RN
add KK, 2, KK
#endif
#ifdef RT
sub KK, 2, KK
#endif
.align 4
.LL30:
sra N, 2, J
cmp J, 0
ble,pn %icc, .LL999
nop
.align 4
.LL11:
#ifdef RT
sll K, ZBASE_SHIFT + 2, TEMP1
sub B, TEMP1, B
#endif
#ifndef RT
mov C, C1
add C, LDC, C2
add C2, LDC, C3
add C3, LDC, C4
add C4, LDC, C
#else
sub C, LDC, C4
sub C4, LDC, C3
sub C3, LDC, C2
sub C2, LDC, C1
sub C2, LDC, C
#endif